IP Library Granted Patent US 12,022,618
Granted Patent B2
US 12,022,618 · App. 17/237,604 · Granted Jun 25, 2024

Printed circuit board with stacked passive components

Inventors: Chien Te Chen (Taichung, TW); Cong Zhang (Shanghai, CN); Yu Ying Tan (Taichung, TW); Hsiao Jung Lin (Taichung, TW); Chieh Kai Yang (Taichung, TW)
Assignee: Western Digital Technologies, Inc.
H05K1/181H05K1/111H05K3/24H05K3/284H05K3/3442H01L25/0652H01L25/18H05K2201/094H05K2201/10015H05K2201/10022H05K2201/1003H05K2201/10159H05K2201/10515H05K2203/1316H05K2203/1322
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,022,618
App. No.
17/237,604
Granted
Jun 25, 2024
Kind
B2
Abstract

A substrate of an electronic device includes a first set of contact pads and a first set of contact pillars having a height greater than the first set of contact pads. Components are coupled to the first set of contact pads and the first set of contact pillars in traversing directions. The components coupled to the contact pillars are positioned above the components coupled to the first set of contact pads such that at least a first portion of a first side of the component coupled to the contact traces faces a first side of the components coupled to the contact pillars. Stacking passive components in this manner can allow for increased component density without increasing package size.

Claims (35)

1. A printed circuit board comprising:

a substrate comprising a first set of contact pads and a first set of contact pillars integrally formed of the same material thereon on a second set of contact pads, wherein the first set of contact pillars have a height greater than the first set of contact pads and wherein a width of the first set of contact pillars is narrower than a width of the second set of contact pads such that the first set of contact pillars are positioned at a midpoint of the width of the second set of contact pads;

a first component coupled to the first set of contact pads along a first direction, the first component having a first side facing the first set of contact pads, and a second side opposite the first side; and

a second component coupled to the first set of contact pillars along a second direction, wherein the second direction traverses the first direction, the second component having a first side facing the first set of contact pads, and a second side opposite the first side;

wherein the second component is positioned above the first component such that at least a first portion of the second side of the first component faces the first side of the second component.

2. The printed circuit board of claim 1 , wherein the first component comprises one or more of a resistor, a capacitor, and an inductor, and the second component comprises one or more of a resistor, a capacitor, and an inductor.

3. The printed circuit board of claim 1 , wherein the height of the first set of contact pillars is at least five times greater than the height of the first set of contact pads.

4. The printed circuit board of claim 1 , wherein the height of the first set of contact pillars is 200 microns.

5. The printed circuit board of claim 1 , wherein the substrate, the first component, and the second component are encapsulated in a mold material.

6. The printed circuit board of claim 1 , wherein the first set of contact pillars are copper contact pillars.

7. The printed circuit board of claim 1 , further comprising:

a third set of contact pads and a second set of contact pillars, wherein the second set of contact pillars have a height greater than the third set of contact pads;

a third component coupled to the third set of contact pads along the first direction, wherein the third component has a first side facing the first set of contact pads, and a second side opposite the first side; and

a fourth component coupled to the second set of contact pillars along the second direction, the fourth component having a first side facing the first set of contact pads, and a second side opposite the first side;

wherein the fourth component is positioned above the first component and the third component such that at least a first portion of the second side of the first component and a first portion of the second side of the third component faces the first side of the fourth component.

8. The printed circuit board of claim 1 , wherein the first direction is at a ninety degree angle to the second direction.

9. A data storage device, comprising:

a substrate comprising a first set of contact pads and a first set of contact pillars integrally formed of the same material thereon on a second set of contact pads, wherein the first set of contact pillars have a height greater than the first set of contact pads and wherein a width of the first set of contact pillars is narrower than a width of the second set of contact pads such that the first set of contact pillars are positioned at a midpoint of the width of the second set of contact pads;

a memory controller coupled to the substrate;

one or more NAND die stacks coupled to the substrate and in electrical communication with the memory controller;

a first component coupled to the first set of contact pads along a first direction, the first component having a first side facing the first set of contact pads, and a second side opposite the first side; and

a second component coupled to the first set of contact pillars along a second direction, wherein the second direction traverses the first direction, the second component having a first side facing the first set of contact pads, and a second side opposite the first side;

wherein the second component is positioned above the first component such that at least a first portion of the second side of the first component faces the first side of the second component, and

wherein the substrate, the first component, and the second component are encapsulated in a mold material.

10. The data storage device of claim 9 , wherein the first component comprises one or more of a resistor, a capacitor, and an inductor, and the second component comprises one or more of a resistor, a capacitor, and an inductor.

11. The data storage device of claim 9 , wherein the height of the first set of contact pillars is at least ten times greater than the height of the first set of contact pads.

12. The data storage device of claim 9 , further comprising:

a third set of contact pads and a second set of contact pillars, wherein the second set of contact pillars have a height greater than the third set of contact pads;

a third component coupled to the third set of contact pads along the first direction, wherein the third component has a first side facing the second set of contact pads, and a second side opposite the first side; and

a fourth component coupled to the second set of contact pillars along the second direction, the fourth component having a first side facing the first set of contact pads, and a second side opposite the first side,

wherein the fourth component is positioned above the first component and the third component such that at least a first portion of the second side of the first component and a first portion of the second side of the third component faces the first side of the fourth component.

13. The data storage device of claim 9 , wherein the first direction is orthogonal to the second direction.

14. The data storage device of claim 9 , wherein the first set of pillar contacts are copper pillar contacts.

15. The printed circuit board of claim 1 , wherein the first set of contact pads and the first set of contact pillars are formed using a common process.

16. The printed circuit board of claim 15 , wherein the common process is a deposition process.

Assignments (10)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
RELEASE OF SECURITY INTEREST AT REEL 056285 FRAME 0292 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058982/0001 →
SECURITY INTEREST Recorded May 19, 2021
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 056285/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 22, 2021
From: CHEN, CHIEN TE; ZHANG, CONG; TAN, YU YING; LIN, HSIAO JUNG; YANG, CHIEH KAI
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 056008/0359 →