IP Library Granted Patent US 11,984,376
Granted Patent B2
US 11,984,376 · App. 17/304,983 · Granted May 14, 2024

Stacked semiconductor device including a cooling structure

Inventor: Jen-Yuan Chang (Hsinchu, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H01L23/36H01L21/50H01L23/5384H01L24/80H01L25/0657
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,984,376
App. No.
17/304,983
Granted
May 14, 2024
Kind
B2
Abstract

A stacked semiconductor device includes a cooling structure to increase the cooling efficiency of the stacked semiconductor device. The cooling structure includes various types of cooling components integrated into the stacked semiconductor device that are configured to remove and/or dissipate heat from dies of the stacked semiconductor device. In this way, the cooling structure reduces device failures and permits the stacked semiconductor device to operate at greater voltages, greater speeds, and/or other increased performance parameters by removing and/or dissipating heat from the stacked semiconductor device.

Claims (81)

1. A method, comprising:

forming a first die;

forming a second die;

forming a first bonding layer on a carrier substrate;

forming a plurality of first horizontal heat removal structures in the first bonding layer;

bonding, after forming the plurality of first horizontal heat removal structures in the first bonding layer, the first die to the carrier substrate using the first bonding layer;

forming a second bonding layer over the first die;

forming a plurality of second horizontal heat removal structures in the second bonding layer;

bonding, after forming the plurality of second horizontal heat removal structures in the second bonding layer, the first die and the second die using the second bonding layer to form a stacked semiconductor device; and

forming, after bonding the first die and the second die using the second bonding layer, a portion of a cooling structure to dissipate heat that is generated by the first die and the second die, wherein forming the portion of the cooling structure comprises:

forming a dielectric layer around side surfaces of the second die;

forming a plurality of vertical heat dissipation structures in the dielectric layer around the side surfaces of the second die; and

forming an inter-die cooling structure through the first die and through the second die,

wherein the inter-die cooling structure connects to a horizontal heat removal structure of the plurality of first horizontal heat removal structures.

2. The method of claim 1 , wherein forming the inter-die cooling structure through the first die and through the second die comprises:

etching through the first die and through the second die after bonding the first die and the second die; and

forming the inter-die cooling structure through the first die and through the second die after etching through the first die and through the second die.

3. The method of claim 1 , wherein forming the dielectric layer around the side surfaces of the second die comprises:

forming a first portion of the dielectric layer around the side surfaces of the second die;

wherein the plurality of vertical heat dissipation structures is a first plurality of vertical heat dissipation structures; and

wherein the method further comprises:

forming a second portion of the dielectric layer around side surfaces of the first die; and

forming a second plurality of vertical heat dissipation structures in the second portion of the dielectric layer to connect to the plurality of second horizontal heat removal structures.

4. The method of claim 1 , wherein forming the dielectric layer around the side surfaces of the second die comprises:

forming a first portion of the dielectric layer around the side surfaces of the second die;

wherein the plurality of vertical heat dissipation structures is a first plurality of vertical heat dissipation structures; and

wherein the method further comprises:

forming a second portion of the dielectric layer around side surfaces of the first die; and

forming a second plurality of vertical heat dissipation structures in the second portion of the dielectric layer.

5. The method of claim 1 , wherein forming the portion of the cooling structure further comprises:

forming another plurality of vertical heat dissipation structures above the second die.

6. The method of claim 1 , wherein the plurality of vertical heat dissipation structures is a first plurality of vertical heat dissipation structures; and

wherein forming the portion of the cooling structure further comprises:

forming a third horizontal heat removal structure above the second die and connected to the first plurality of vertical heat dissipation structures; and

forming a second plurality of vertical heat dissipation structures in the dielectric layer and around the first plurality of vertical heat dissipation structures.

7. The method of claim 1 , wherein the plurality of vertical heat dissipation structures is a first plurality of vertical heat dissipation structures; and

wherein forming the portion of the cooling structure further comprises:

forming a third horizontal heat removal structure above the second die and connected to the first plurality of vertical heat dissipation structures; and

forming a second plurality of vertical heat dissipation structures above the second die to connect to the third horizontal heat removal structure above the second die.

8. The method of claim 7 , wherein forming the portion of the cooling structure further comprises:

forming a fourth horizontal heat remove structure above and connected to the second plurality of vertical heat dissipation structures.

9. A method, comprising:

forming a first die;

forming a second die;

forming a first bonding layer on a carrier substrate;

forming a plurality of first horizontal heat removal structures in the first bonding layer;

bonding, after forming the plurality of first horizontal heat removal structures in the first bonding layer, the first die to the carrier substrate using the first bonding layer;

forming a second bonding layer over the first die;

forming a plurality of second horizontal heat removal structures in the second bonding layer;

bonding, after forming the plurality of second horizontal heat removal structures in the second bonding layer, the first die and the second die using the second bonding layer to form a stacked semiconductor device;

forming, after bonding the first die and the second die using the second bonding layer, a dielectric layer around side surfaces of the second die;

forming a plurality of vertical heat dissipation structures in the dielectric layer around the side surfaces of the second die; and

forming an inter-die cooling structure through the first die and through the second die,

wherein the inter-die cooling structure connects to a horizontal heat removal structure of the plurality of first horizontal heat removal structures.

10. The method of claim 9 , wherein forming the dielectric layer around the side surfaces of the second die comprises:

forming a first portion of the dielectric layer around the side surfaces of the second die;

wherein the plurality of vertical heat dissipation structures is a first plurality of vertical heat dissipation structures; and

wherein the method further comprises:

forming a second portion of the dielectric layer around side surfaces of the first die; and

forming a second plurality of vertical heat dissipation structures in the second portion of the dielectric layer to connect to the plurality of second horizontal heat removal structures.

11. The method of claim 9 , further comprising:

forming another plurality of vertical heat dissipation structures above the second die.

12. The method of claim 9 , wherein the plurality of vertical heat dissipation structures is a first plurality of vertical heat dissipation structures; and

wherein the method further comprises:

forming a third horizontal heat removal structure above the second die and connected to the first plurality of vertical heat dissipation structures; and

forming a second plurality of vertical heat dissipation structures in the dielectric layer and around the first plurality of vertical heat dissipation structures.

13. The method of claim 9 , further comprising:

forming a third horizontal heat removal structure above the second die and connected to the inter-die cooling structure.

14. The method of claim 13 , further comprising:

forming a portion of the dielectric layer above the third horizontal heat removal structure.

15. The method of claim 14 , wherein the plurality of vertical heat dissipation structures is a first plurality of vertical heat dissipation structures; and

wherein the method further comprises:

forming a second plurality of vertical heat dissipation structures connected to the third horizontal heat removal structure.

16. The method of claim 15 , further comprising:

forming a third plurality of vertical heat dissipation structures around the first plurality of vertical heat dissipation structures.

17. The method of claim 16 , further comprising:

forming a fourth horizontal heat removal structure that connects to the third plurality of vertical heat dissipation structures.

18. The method of claim 17 , wherein the fourth horizontal heat removal structure is formed to connect to the second plurality of vertical heat dissipation structures.

19. The method of claim 17 , further comprising:

forming a third bonding layer on the fourth horizontal heat removal structure.

20. The method of claim 13 , wherein the third horizontal heat removal structure is formed to connect to the plurality of vertical heat dissipation structures.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED ON REEL 056713 FRAME 0388. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 5, 2022
From: CHANG, JEN-YUAN
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 059856/0762 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2021
From: CHANG, JEN-YUAN
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED
Reel/Frame 056713/0388 →
Continuity (2)
Provisional Application 63201300 · Apr 22, 2021
Related Publication 20220344233A1 · Oct 27, 2022