IP Library Granted Patent US 12,019,913
Granted Patent B2
US 12,019,913 · App. 17/321,736 · Granted Jun 25, 2024

Storing log and user data in SSD with independent plane operations

Inventors: Chao Sun (San Jose, CA); Xinde Hu (San Jose, CA); Yongke Sun (San Jose, CA); Wen Pan (Santa Clara, CA)
Assignee: Western Digital Technologies, Inc.
G06F3/0659G06F3/0604G06F3/0644G06F3/0673
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,019,913
App. No.
17/321,736
Granted
Jun 25, 2024
Kind
B2
Abstract

A data storage device includes a memory device and a controller coupled to the memory device. The memory device is arranged in a plurality of logical planes and the controller is configured to write log data and user data to separate planes within the memory device, such that the log data and user data are isolated from each other on separate planes. The controller is configured to read log data from one plane and user data on another plane simultaneously, where the log data and the user data are isolated from each other on separate planes.

Claims (54)

1. A data storage device, comprising:

a memory device, wherein the memory device is arranged in a plurality of logical planes; and

a controller coupled to the memory device, wherein the controller is configured to:

write log data and user data to separate planes within the memory device, wherein the log data and the user data are isolated from one another on separate planes, wherein a first plane of the separate planes consists essentially of log data, wherein a second plane of the separate planes consists essentially of user data, wherein a total bandwidth is split equally between each of the separate planes based on a number of provisioned planes for log data and a number of provisioned planes for user data, wherein the total bandwidth is split between:

programming or reading the user data; and

programming or reading the log data, and wherein the log data comprises:

log pages mapping a logical block address (LBA) of the user data to a physical block address (PBA) of the user data stored in the memory device; and

metadata pages storing recovery information associated with the log pages;

provision a first amount of planes to store the user data and a second amount of the planes to store the log data, wherein the first amount of planes is greater than the second amount of planes; and

utilize a logical to physical (L2P) table to locate the log data stored in the memory device.

2. The data storage device of claim 1 , wherein the log data is disposed in a plane that is a pseudo single level cell (pSLC)/pseudo multi level cell (pMLC) plane.

3. The data storage device of claim 2 , wherein an entire plane in which the log data is disposed is pSLC/pMLC.

4. The data storage device of claim 1 , wherein the user data is disposed in a plane that is either a triple level cell (TLC) plane or a quad level cell (QLC) plane.

5. The data storage device of claim 4 , wherein an entire plane in which the user data is disposed is either TLC or QLC.

6. The data storage device of claim 1 , wherein the log data and the user data is written simultaneously.

7. The data storage device of claim 6 , wherein the log data and the user data is written on separate word lines.

8. The data storage device of claim 1 , wherein the plurality of logical planes comprises two planes.

9. The data storage device of claim 8 , wherein the log data is written to a first plane of the two planes.

10. A data storage device, comprising:

a memory device, wherein:

the memory device is arranged in a plurality of logical planes, wherein a total bandwidth is split equally between each of plurality of logical planes based on a number of provisioned planes for log data and a number of provisioned planes for user data, wherein the total bandwidth is split between:

programming or reading the user data; and

programming or reading the log data;

log data is isolated on a separate plane from user data, wherein a first plane of the separate planes consists essentially of log data, wherein a second plane of the separate planes consists essentially of user data;

a first plane of the plurality of logical planes comprises log data, wherein the log data comprises:

log pages mapping a logical block address (LBA) of the user data to a physical block address (PBA) of the user data stored in the memory device; and

metadata pages storing recovery information associated with the log pages;

a second plane of the plurality of logical planes comprises user data; and

a controller coupled to the memory device, wherein the controller is configured to:

utilize a logical to physical (L2P) table to locate the log data stored in the memory device;

read the log data from the first plane of the plurality of logical planes;

read user data from the second plane of the plurality of logical planes; and

provision a first amount of planes to store the user data and a second amount of the planes to store the log data, wherein the first amount of planes is greater than the second amount of planes.

11. The data storage device of claim 10 , wherein the plurality of logical planes comprises four planes.

12. The data storage device of claim 10 , wherein the second plane is a triple level cell (TLC) plane and the first plane is different.

13. The data storage device of claim 12 , wherein the first plane is pseudo single level cell (pSLC)/pseudo multi level cell (pMLC).

14. The data storage device of claim 10 , wherein the memory device comprises a plurality of dies, wherein each die comprises at least a first plane and a second plane, and wherein each first plane comprises log data and no user data.

15. The data storage device of claim 14 , wherein each second plane comprises user data and no log data.

16. A data storage device, comprising:

memory means; and

a controller coupled to the memory means, wherein the controller is configured to:

write log data to a first location of the memory means, wherein the log data comprises:

log pages mapping a logical block address (LBA) of user data to a physical block address (PBA) of the user data stored in the memory means; and

metadata pages storing recovery information associated with the log pages;

write user data to a second location of the memory means, wherein the controller is configured to write the user data to isolate the user data from the log data on separate planes, wherein the first location is a first plane of the separate planes consisting essentially of log data, wherein the second location is a second plane of the separate planes consisting essentially of user data, wherein a total bandwidth is split equally between each location of the memory means based on a number of provisioned planes for log data and a number of provisioned planes for user data, wherein the total bandwidth is split between:

programming or reading the user data; and

programming or reading the log data;

utilize a logical to physical (L2P) table to locate the log data stored in the memory device;

read the log data from the first location of the memory means;

read the user data from the second location of the memory means, wherein the controller is configured to read the log data and the user data simultaneously; and

provision a first amount of first locations to store the user data and a second amount of the second locations to store the log data, wherein the first amount of first locations is greater than the second amount of second locations.

17. The data storage device of claim 16 , wherein the controller is configured to write the log data and the user data simultaneously.

18. The data storage device of claim 17 , wherein the user data and the log data are written to separate word lines.

19. The data storage device of claim 16 , wherein the log data and the user data are read from separate word lines.

Assignments (10)
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
RELEASE OF SECURITY INTEREST AT REEL 057651 FRAME 0296 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058981/0958 →
SECURITY INTEREST Recorded Sep 17, 2021
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 057651/0296 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 17, 2021
From: SUN, CHAO; HU, XINDE; SUN, YONGKE; PAN, WEN
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 056264/0875 →
Continuity (1)
Related Publication 20220365719A1 · Nov 17, 2022