IP Library › Granted Patent US 12,218,166
Granted Patent B2
US 12,218,166 · App. 17/372,888 · Granted Feb 4, 2025

CSI with controllable isolation structure and methods of manufacturing and using the same

Inventors: Min-Feng Kao (Chiayi, TW); Dun-Nian Yaung (Taipei, TW); Jen-Cheng Liu (Hsin-Chu, TW); Wen-Chang Kuo (Tainan, TW); Shih-Han Huang (Kaohsiung, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H01L27/1463H01L27/14623H01L27/14636H01L27/1464H01L27/14685
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,218,166
App. No.
17/372,888
Granted
Feb 4, 2025
Kind
B2
Abstract

A metal grid within a trench isolation structure on the back side of an image sensor is coupled to a contact pad so that a voltage on the metal grid is continuously variable with a voltage on the contact pad. One or more conductive structures directly couple the metal grid to a contact pad. The conductive structures may bypass a front side of the image sensor. A bias voltage on the metal grid may be varied through the contact pad whereby a trade-off between reducing cross-talk and increasing quantum efficiency may be adjusted dynamically in accordance with the application of the image sensor, its environment of use, or its mode of operation.

Claims (49)

1. A method, comprising:

providing a semiconductor substrate including a front side, a back side, a pixel region, a peripheral region, and photodetector pixels in an array within the pixel region;

forming a back side isolation structure including a metal grid with segments extending into the semiconductor substrate between the photodetector pixels;

forming a dielectric layer, wherein the dielectric layer is over the metal grid;

forming an opening in the dielectric layer, wherein the metal grid is exposed through the opening; and

depositing a metal layer, wherein depositing the metal layer fills the opening and simultaneously creates a contact pad on the back side, a via intersecting the metal grid, and a conductive bridge extending from the via to the contact pad on the back side;

wherein the metal grid is electrically isolated from the semiconductor substrate and electrically coupled to the contact pad.

2. The method of claim 1 , wherein depositing the metal layer creates a back side metal grid over the metal grid.

3. The method of claim 2 , wherein the back side metal grid has an elevation over the back side greater than or equal to the contact pad.

4. The method of claim 2 , further comprising, forming a second opening, wherein the second opening extend through the dielectric layer, the semiconductor substrate is exposed through the second opening, depositing the metal layer fills the second opening to create a ground bar, and the back side metal grid is electrically connected to the semiconductor substrate through the ground bar.

5. The method of claim 4 , wherein the second opening extends into the semiconductor substrate.

6. The method of claim 1 , wherein forming the back side isolation structure comprises etching trenches in the semiconductor substrate from the back side and filling the trenches.

7. The method of claim 1 , wherein the metal grid comprises aluminum or tungsten.

8. The method of claim 1 , wherein the metal layer comprises aluminum, tungsten or copper.

9. The method of claim 1 , wherein the contact pad is formed opposite an unused contact pad proximate the front side.

10. A method of manufacturing an image sensing integrated circuit device, the method comprising:

providing a semiconductor substrate including a first side, a second side, a pixel region, and a peripheral region;

forming photodiodes in an array in the pixel region;

thinning the semiconductor substrate from the second side;

forming a grid of trenches in the second side, wherein the grid comprises segments that extend between adjacent photodiodes in the array;

filling the trenches, wherein filling the trenches comprises depositing a conductive material in the trenches so that the conductive material forms an in-substrate metal grid;

forming a dielectric layer over the in-substrate metal grid; and

forming an opening in the dielectric layer, wherein the in-substrate metal grid is exposed through the opening; and

depositing a metal layer, wherein depositing the metal layer fills the opening and simultaneously creates a via intersecting the in-substrate metal grid, a contact pad on the second side, a conductive bridge extending from the via to the contact pad on the second side, and a back side metal grid over the dielectric layer in the pixel region, wherein the back side metal grid is formed above the in-substrate metal grid.

11. The method of claim 10 , wherein:

the in-substrate metal grid extends over the second side; and

the conductive bridge is above the in-substrate metal grid on the second side.

12. The method of claim 10 , wherein the in-substrate metal grid extends into the peripheral region.

13. The method of claim 12 , via is in the peripheral region.

14. The method of claim 12 , further comprising:

depositing a second dielectric layer over the metal layer; and

patterning the second dielectric layer together with the metal layer, wherein patterning defines the back side metal grid from the metal layer.

15. The method of claim 10 , wherein the conductive bridge and the contact pad are a continuous structure having a homogeneous composition.

16. The method of claim 10 , wherein in-substrate metal grid is electrically isolated from the semiconductor substrate.

17. The method of claim 10 , wherein the contact pad is formed opposite an unused contact pad proximate the first side.

18. A method of manufacturing an image sensing integrated circuit device, the method comprising:

providing a semiconductor substrate including a first side, a second side, a pixel region, and a peripheral region;

forming photodetector pixels in an array in the pixel region;

thinning the semiconductor substrate from the second side;

forming an isolation structure that extends between adjacent pairs of the photodetector pixels and comprises an in-substrate metal grid; and

forming a dielectric layer over the isolation structure;

forming a first opening in the dielectric layer, wherein the in-substrate metal grid is exposed through the opening; and

depositing a metal layer, wherein depositing the metal layer fills the first opening and simultaneously creates, a contact pad in the peripheral region on the second side, a via intersecting the in-substrate metal grid, and a conductive bridge extending from the via to the contact pad,

wherein the in-substrate metal grid is coupled to the contact pad so that a voltage on the in-substrate metal grid is continuously variable with a voltage on the contact pad; and

the in-substrate metal grid is electrically isolated from a ground voltage of the semiconductor substrate.

19. The method of claim 18 , wherein the coupling between the in-substrate metal grid and the contact pad bypasses the first side.

20. The method of claim 18 , further comprising:

forming a second opening extending through the dielectric layer, wherein the semiconductor substrate is exposed in the second hole opening; and

depositing the metal layer fills the second opening and creates ground bars in the second opening.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 29, 2021
From: KAO, MIN-FENG; YAUNG, DUN-NIAN; LIU, JEN-CHENG; KUO, WEN-CHANG; HUANG, SHIH-HAN
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 057015/0631 →
Continuity (2)
Provisional Application 63176465 · Apr 19, 2021
Related Publication 20220336505A1 · Oct 20, 2022
References Cited (11)
US 20050221601A1 · Kawano · 2005 [cited by applicant]
US 20100244175A1 · Park · 2010 [cited by applicant]
US 20150255495A1 · Park · 2015 [cited by examiner]
US 20180151615A1 · Weh · 2018 [cited by examiner]
US 20190096929A1 · Chiang et al. · 2019 [cited by applicant]
US 20200350345A1 · Hiramatsu · 2020 [cited by applicant]
US 20200402854A1 · Shigetoshi · 2020 [cited by applicant]
US 20210168336A1 · Kim · 2021 [cited by examiner]
JP 2005294577A · 2005 [cited by applicant]
JP 2019145737A · 2019 [cited by applicant]
WO 2019093150A1 · 2019 [cited by applicant]
Cited By (1)
US 12,666,733