IP Library › Granted Patent US 12,628,447
Granted Patent B2
US 12,628,447 · App. 17/463,627 · Granted May 12, 2026

Image sensor having low parasitic light sensitivity

Inventors: Olivier Saxod (Grenoble, FR); François Ayel (Grenoble, FR)
Assignee: Commissariat à l'Énergie Atomique et aux Énergies Alternatives
H10F39/80373G01S17/08G01S17/89
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,628,447
App. No.
17/463,627
Granted
May 12, 2026
Kind
B2
Abstract

An image sensor comprising a plurality of pixels formed inside and on top of a semiconductor substrate, each pixel comprising: a photosensitive area formed in the semiconductor substrate; a storage area formed in the semiconductor substrate; and a first transistor of transfer between the photosensitive area and the storage area, wherein the first transfer transistor comprises a gate vertically extending in the semiconductor substrate, from a top surface of the semiconductor substrate, inside of an insulating trench delimiting the storage area.

Claims (20)

1 . Image sensor comprising a plurality of pixels formed inside and on top of a semiconductor substrate, each pixel comprising:

a photosensitive area formed in the semiconductor substrate;

a storage area formed in the semiconductor substrate; and

a first transistor of transfer between the photosensitive area and the storage area, wherein the first transfer transistor comprises a gate vertically extending in the semiconductor substrate, from a top surface of the semiconductor substrate, inside of a capacitive insulating trench, comprising an electrically-conductive region electrically insulated from the semiconductor substrate, delimiting the storage area, the gate of the first transfer transistor of each pixel being electrically insulated from the semiconductor substrate and from the conductive region;

wherein the capacitive insulating trench comprises, in top view, top and bottom horizontal portions, left-hand and right-hand vertical portions and an intermediate horizontal portion interposed between the top and bottom horizontal portions and extending from the right-hand vertical portion towards the left-hand vertical portion, the first transistor of transfer comprising a portion formed at an angle of the capacitive insulating trench where the left-hand vertical portion and the top horizontal portion intersect, and another portion formed at an end of the intermediate horizontal portion located opposite the left-hand vertical portion;

wherein the intermediate horizontal portion is parallel to the top horizontal portion and separated from the top horizontal portion by a distance in the range from 50 nm to 400 nm.

2 . Sensor according to claim 1 , wherein:

the conductive region is intended to be taken to a fixed potential; and

the gate is intended to be taken to a variable potential, having a first level controlling the setting to the on state of the first transfer transistor and a second level controlling the setting to the off state of the first transfer transistor.

3 . Sensor according to claim 1 , wherein the gate is made of a metal or of a metal alloy.

4 . Sensor according to claim 1 , wherein the gate is made of polysilicon.

5 . Sensor according to claim 1 , configured to estimate distances by time of flight.

6 . Sensor according to claim 1 , wherein the storage area is separated from the first transfer transistor by a second transfer transistor.

7 . Sensor according to claim 6 , wherein the second transfer transistor comprises a gate vertically extending in the semiconductor substrate, from the top surface of the semiconductor substrate, inside an insulating trench delimiting the storage area.

8 . Method of controlling a sensor according to claim 6 comprising, for each pixel, the steps of:

a) setting the second transfer transistor to the on state;

b) setting the first transfer transistor to the on state;

c) after steps a) and b), setting the first transfer transistor to the off state; and

d) after step c), setting the second transfer transistor to the off state.

9 . Method according to claim 8 , wherein steps a), and b) are carried out simultaneously.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 14, 2021
From: SAXOD, OLIVIER; AYEL, FRANÇOIS
To: COMMISSARIAT À L'ÉNERGIE ATOMIQUE ET AUX ÉNERGIES ALTERNATIVES
Reel/Frame 057793/0332 →
Priority Claims (1)
FR 2008983 · Sep 4, 2020 · national
Continuity (1)
Related Publication 20220077208A1 · Mar 10, 2022
References Cited (12)
US 10741593B1 · Mabuchi et al. · 2020 [cited by applicant]
US 20080099807A1 · Kim · 2008 [cited by examiner]
US 20170134683A1 · Guyader · 2017 [cited by examiner]
US 20170366764A1 · Innocent · 2017 [cited by examiner]
US 20170373108A1 · Hwangbo · 2017 [cited by examiner]
US 20180068424A1 · Kwon · 2018 [cited by examiner]
US 20180167606A1 · Cazaux et al. · 2018 [cited by applicant]
US 20180315784A1 · Saxod · 2018 [cited by examiner]
US 20190086519A1 · Roy et al. · 2019 [cited by applicant]
US 20190237499A1 · Roy · 2019 [cited by applicant]
US 20200168646A1 · Suler et al. · 2020 [cited by applicant]
Preliminary Search Report for French Application No. 2008983, dated May 3, 2021. [cited by applicant]