IP Library Granted Patent US 12,061,805
Granted Patent B2
US 12,061,805 · App. 17/483,470 · Granted Aug 13, 2024

Systems and methods for dynamically reducing access time of storage device system based on pattern recognition

Inventors: Reuven Elhamias (Kfar Vradim, IL); Ram Fishler (M.P. Misgav, IL)
Assignee: SanDisk Technologies LLC
G06F3/0625G06F3/0634G06F3/0659G06F3/0679G06F12/0246G06F2212/1028Y02D10/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,061,805
App. No.
17/483,470
Granted
Aug 13, 2024
Kind
B2
Abstract

A non-volatile memory system goes into a low-power standby sleep mode to reduce power consumption if a host command is not received within delay period. The duration of this delay period is adjustable. In one set of embodiments, host commands can specify the delay value, the operation types to which it applies, and whether the value is power the current power session or to be used to reset a default value as well. In other aspects, the parameters related to the delay value are kept in a host resettable parameter file. In other embodiments, the memory system monitors the time between host commands and adjusts this delay automatically.

Claims (58)

1. A method for a data storage device, the method comprising:

monitoring one or more commands from a host;

controlling one or more memory devices for operation in a standard mode or in a standby mode, wherein in the standard mode, the one or more memory devices operate on commands, and wherein a power usage in the standby mode is lower than a power usage in the standard mode;

responsive to completing a first command in the standard mode, switching the one or more memory devices from the standard mode to the standby mode after a delay period subsequent to completing the first command unless a second command is received before an end of the delay period;

responsive to receiving the second command before the one or more memory devices enter into the standby mode: performing a first determination based on an amount of time passed to receive the second command; and decreasing a length of the delay period based on the first determination; and

responsive to receiving the second command after the one or more memory devices are in the standby mode: performing a second determination; and increasing the length of the delay period based on the second determination,

wherein:

the second determination is performed using a summation computation that includes at least two operands, including a first operand and a second operand;

the first operand uses a value of a current length of the delay period;

the value of the current length of the delay period is a value of the length of the delay period prior to receiving the second command; and

the second operand uses a value of a first duration without using an amount of time passed to receive the second command.

2. The method according to claim 1 , wherein the second operand is based on a settable parameter.

3. The method according to claim 1 , further comprising: responsive to receiving a command indicating a new time duration, resetting the length of the delay period to the new time duration without decreasing the length of the delay period based on the first determination and without increasing the length of the delay period based on the second determination.

4. The method according to claim 1 , comprising: responsive to receiving a command from the host indicating a new time duration while in the standby mode, placing the one or more memory devices into the standard mode and subsequently executing the command indicating the new time duration.

5. The method according to claim 1 , wherein:

when the second command is received prior to the end of the delay period, the one or more memory devices are not placed into the standby mode during the delay period; and

the first determination is performed based on a time interval between the first and second commands.

6. The method according to claim 1 , wherein with respect to receiving the second command after the one or more memory devices being in the standby mode, the one or more memory devices are placed into the standby mode after the delay period but prior to receiving the second command.

7. The method according to claim 1 , wherein decreasing the length of the delay period based on the first determination comprises decreasing the length of the delay period based on the length of the delay period prior to receiving the first command and a time between the first and second commands.

8. A data storage device, comprising:

one or more memory devices; and

a controller coupled to the one or more memory devices,

wherein the controller is configured to cause:

controlling the one or more memory devices for operation in a standard mode or in a standby mode, wherein in the standard mode, the one or more memory devices are configured to operate on commands, and wherein a power usage in the standby mode is to be lower than a power usage in the standard mode;

responsive to completing a first command in the standard mode, switching the one or more memory devices from the standard mode to the standby mode after a delay period unless a second command is received before an end of the delay period;

responsive to receiving the second command before the one or more memory devices enter into the standby mode: performing a first determination; and decreasing a length of the delay period based on the first determination; and

responsive to receiving the second command after the one or more memory devices are in the standby mode: performing a second determination; and increasing the length of the delay period based on the second determination, and

wherein:

the controller is configured to cause performing the second determination using a summation computation that includes at least two operands, including a first operand and a second operand;

the first operand is to use a value of a current length of the delay period;

the value of the current length of the delay period is a value of the length of the delay period prior to receiving the second command; and

the second operand is to use a value of a first duration without using an amount of time passed to receive the second command.

9. The data storage device according to claim 8 , wherein the second operand is based on a settable parameter.

10. The data storage device according to claim 8 , wherein the controller is configured to cause: responsive to receiving a command indicating a new time duration, resetting the length of the delay period to the new time duration without decreasing the length of the delay period based on the first determination and without increasing the length of the delay period based on the second determination.

11. The data storage device according to claim 8 , wherein the controller is configured to cause: responsive to receiving a command from a host indicating a new time duration while in the standby mode, placing the one or more memory devices into the standard mode and subsequently executing the command indicating the new time duration.

12. The data storage device according to claim 8 , wherein the controller is configured to cause:

when the second command is received prior to the end of the delay period, not placing the one or more memory devices into the standby mode during the delay period; and

performing the first determination based on a time interval between the first and second commands.

13. The data storage device according to claim 8 , wherein with respect to receiving the second command after the one or more memory devices being in the standby mode, the controller is configured to cause placing the one or more memory devices into the standby mode after the delay period but prior to receiving the second command.

14. The data storage device according to claim 8 , wherein decreasing the length of the delay period based on the first determination comprises decreasing the length of the delay period based on the length of the delay period prior to receiving the first command and a time between the first and second commands.

15. The data storage device according to claim 10 , wherein the command includes an attribute that specifies a type of command to which the new time duration applies.

16. The data storage device according to claim 8 , wherein:

the data storage device is configured to cause, in the standby mode, turning off power to at least a portion of the controller;

the portion includes a clock circuit; and

the controller is configured to override a pre-set clock frequency.

17. The data storage device according to claim 8 , wherein the length of the delay period associated with a write operation is different from the length of the delay period associated with a read operation.

18. An apparatus, comprising:

means for controlling one or more memory devices for operation in a standard mode or in a standby mode, wherein in the standard mode, the one or more memory devices are configured to operate on commands, and wherein a power usage in the standby mode is to be lower than a power usage in the standard mode;

means for switching, responsive to completing a first command in the standard mode, the one or more memory devices from the standard mode to the standby mode after a delay period subsequent to completing the first command unless a second command is received before an end of the delay period;

means for, responsive to receiving the second command before the one or more memory devices enter into the standby mode, performing a first determination based on an amount of time passed to receive the second command and decreasing a length of the delay period based on the first determination; and

means for, responsive to receiving the second command after the one or more memory devices are in the standby mode, performing a second determination and increasing the length of the delay period based on the second determination,

wherein:

the second determination is for being performed using a summation computation that includes at least two operands, including a first operand and a second operand;

the first operand is to use a value of a current length of the delay period;

the value of the current length of the delay period is a value of the length of the delay period prior to receiving the second command; and

the second operand is to use a value of a first duration without using an amount of time passed to receive the second command.

19. The apparatus according to claim 18 , wherein the second operand is based on a settable parameter.

20. The apparatus according to claim 18 , comprising: means for placing, responsive to receiving a command from a host indicating a new time duration while in the standby mode, the one or more memory devices into the standard mode and subsequently executing the command indicating the new time duration.

Assignments (5)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2024
From: SANDISK TECHNOLOGIES LLC
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069796/0423 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 6, 2021
From: ELHAMIAS, REUVEN; FISHLER, RAM
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 057721/0700 →
CHANGE OF NAME Recorded Oct 6, 2021
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 057822/0784 →
Continuity (4)
Continuation 16455640 · Jun 27, 2019
Continuation 14798199 · Jul 13, 2015
Continuation 13323612 · Dec 12, 2011
Related Publication 20220011952A1 · Jan 13, 2022