IP Library › Granted Patent US 12,218,213
Granted Patent B2
US 12,218,213 · App. 17/677,390 · Granted Feb 4, 2025

Semiconductor device structure and method for forming the same

Inventors: An-Hung Tai (Hsinchu County, TW); Jian-Hao Chen (Hsinchu, TW); Hui-Chi Chen (Zhudong Township, Hsinchu County, TW); Kuo-Feng Yu (Zhudong Township, Hsinchu County, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
H01L29/42392H01L29/0665H01L29/401H01L29/41775H01L29/78696
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,218,213
App. No.
17/677,390
Granted
Feb 4, 2025
Kind
B2
Abstract

A semiconductor device structure is provided. The semiconductor device structure includes a substrate. The semiconductor device structure includes a gate stack over the substrate. The semiconductor device structure includes a cap layer over the gate stack. The semiconductor device structure includes a protective layer over the cap layer, wherein a lower portion of the protective layer extends into the cap layer. The semiconductor device structure includes a contact structure passing through the protective layer and the cap layer.

Claims (48)

1. A method for forming a semiconductor device structure, comprising:

forming a dielectric layer over a substrate, wherein the dielectric layer has a trench;

forming a gate stack in the trench, wherein a first top surface of the gate stack is lower than a second top surface of the dielectric layer;

forming a cap layer over the gate stack and in the trench;

forming a protective layer over the cap layer, wherein a lower portion of the protective layer is embedded in the cap layer;

forming a first through hole in the protective layer;

forming a second through hole in the cap layer and under the first through hole; and

forming a contact structure in the first through hole and the second through hole.

2. The method for forming the semiconductor device structure as claimed in claim 1 , wherein the forming of the cap layer over the gate stack and in the trench comprises:

forming a cap material layer in the trench, wherein the cap material layer has a sidewall portion and a bottom portion, the sidewall portion is over an inner wall of the trench, and the bottom portion is over a first top surface of the gate stack;

forming a dopant in the bottom portion; and

removing the sidewall portion.

3. The method for forming the semiconductor device structure as claimed in claim 2 , wherein the cap material layer is further formed over the second top surface of the dielectric layer, and the method further comprises:

forming a mask layer over the bottom portion of the cap material layer after removing the sidewall portion of the cap material layer;

removing the cap material layer over the second top surface of the dielectric layer; and

removing the mask layer.

4. The method for forming the semiconductor device structure as claimed in claim 1 , further comprising:

forming a conductive layer over the gate stack before forming the cap layer over the gate stack and in the trench, wherein the cap layer is formed over the conductive layer.

5. The method for forming the semiconductor device structure as claimed in claim 4 , wherein the forming of the conductive layer over the gate stack comprises:

forming a conductive material layer in the trench, wherein the conductive material layer has a sidewall portion and a bottom portion, the sidewall portion is over an inner wall of the trench, the bottom portion is over a top surface of the gate stack, and the sidewall portion is thinner than the bottom portion; and

removing the sidewall portion.

6. The method for forming the semiconductor device structure as claimed in claim 1 , wherein the protective layer has a central portion and a peripheral portion surrounding the central portion, and the peripheral portion is thinner than the central portion.

7. The method for forming the semiconductor device structure as claimed in claim 6 , wherein the contact structure passes through the central portion of the protective layer.

8. The method for forming the semiconductor device structure as claimed in claim 1 , wherein a first sidewall of the cap layer is substantially aligned with a second sidewall of the protective layer.

9. The method for forming the semiconductor device structure as claimed in claim 1 , wherein the cap layer and the protective layer are made of different materials.

10. The method for forming the semiconductor device structure as claimed in claim 1 , wherein the cap layer is thinner than the protective layer.

11. A method for forming a semiconductor device structure, comprising:

forming a dielectric layer over a substrate, wherein the dielectric layer has a trench;

forming a gate stack in the trench, wherein a first top surface of the gate stack is lower than a second top surface of the dielectric layer;

forming a cap layer over the gate stack and in the trench, wherein a concentration of a dopant in the cap layer increases in a direction away from the gate stack;

forming a protective layer over the cap layer; and

forming a contact structure passing through the protective layer and the cap layer.

12. The method for forming the semiconductor device structure as claimed in claim 11 , wherein the cap layer has a curved top surface.

13. The method for forming the semiconductor device structure as claimed in claim 11 , wherein the dopant comprises nitrogen.

14. The method for forming the semiconductor device structure as claimed in claim 11 , further comprising:

forming a conductive layer over the gate stack before forming the cap layer over the gate stack and in the trench, wherein the cap layer is formed over the conductive layer.

15. The method for forming the semiconductor device structure as claimed in claim 14 , wherein the conductive layer is between the contact structure and the gate stack.

16. A method for forming a semiconductor device structure, comprising:

forming a dielectric layer over a substrate, wherein the dielectric layer has a trench;

forming a gate stack in the trench, wherein a first top surface of the gate stack is lower than a second top surface of the dielectric layer;

forming a conductive layer over the gate stack and in the trench;

forming a cap layer over the conductive layer and in the trench;

forming a protective layer over the cap layer and in the trench, wherein the conductive layer, the cap layer, and the protective layer are made of different materials, and a first sidewall of the cap layer is connected between a second sidewall of the protective layer and a third sidewall of the conductive layer; and

forming a contact structure passing through the protective layer and the cap layer.

17. The method for forming the semiconductor device structure as claimed in claim 16 , wherein the conductive layer separates the contact structure from the gate stack.

18. The method for forming the semiconductor device structure as claimed in claim 16 , wherein the cap layer comprises metal oxide or semiconductor oxide.

19. The method for forming the semiconductor device structure as claimed in claim 18 , wherein the cap layer further comprises nitrogen.

20. The method for forming the semiconductor device structure as claimed in claim 16 , wherein a width of the conductive layer decreases toward the gate stack.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 22, 2022
From: TAI, AN-HUNG; CHEN, JIAN-HAO; CHEN, HUI-CHI; YU, KUO-FENG
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 059066/0113 →
Continuity (1)
Related Publication 20230268408A1 · Aug 24, 2023
References Cited (15)
US 9209247B2 · Colinge et al. · 2015 [cited by applicant]
US 9236267B2 · De et al. · 2016 [cited by applicant]
US 9412817B2 · Yang et al. · 2016 [cited by applicant]
US 9412828B2 · Ching et al. · 2016 [cited by applicant]
US 9472618B2 · Oxland · 2016 [cited by applicant]
US 9502265B1 · Jiang et al. · 2016 [cited by applicant]
US 9520482B1 · Chang et al. · 2016 [cited by applicant]
US 9536738B2 · Huang et al. · 2017 [cited by applicant]
US 9576814B2 · Wu et al. · 2017 [cited by applicant]
US 9608116B2 · Ching et al. · 2017 [cited by applicant]
US 20190115256A1 · Wang · 2019 [cited by examiner]
US 20200035796A1 · Lee · 2020 [cited by examiner]
US 20200118873A1 · Tsai · 2020 [cited by examiner]
US 20200321279A1 · Su · 2020 [cited by examiner]
US 20220190160A1 · Tang · 2022 [cited by examiner]
Cited By (1)
US 12,745,422