IP Library Granted Patent US 11,815,996
Granted Patent B2
US 11,815,996 · App. 17/705,122 · Granted Nov 14, 2023

Method and system for identifying erased memory areas

Inventors: Richard David Barndt (San Diego, CA); Seyhan Karakulak (San Diego, CA); Scott Kayser (San Diego, CA); Majid Nemati Anaraki (San Diego, CA); Anthony Dwayne Weathers (San Diego, CA)
Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.
G06F11/1068G06F11/1004G11C29/52H03M13/2906H03M13/2948H03M13/3707G11C2029/0411H03M13/1102H03M13/1108H03M13/1111H03M13/152
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,815,996
App. No.
17/705,122
Granted
Nov 14, 2023
Kind
B2
Abstract

The subject technology provides for scanning blocks of a flash memory device for erased pages. A first codeword read from a page of a block in a flash memory device is received and provided to a first decoder for decoding. In response to receiving a first success indicator from the first decoder indicating that the first codeword was successfully decoded, first decoded data is provided from the first decoder to a second decoder for verification of the first decoded data. In response to receiving a first failure indicator from the second decoder indicating that the first decoded data was not verified, the page of the block is identified as being in an erased state based on the first success indicator received from the first decoder and the first failure indicator received from the second decoder.

Claims (67)

1. A data storage system, comprising:

a memory; and

a controller configured to:

receive a plurality of codewords including a first codeword and a second codeword, wherein the first codeword and the second codeword are associated with a page of the memory;

decode the first codeword to obtain first decode data;

verify the first decoded data to obtain a first state of the page;

decode the second codeword to obtain second decode data;

verify the second decoded data to obtain a second state of the page;

when the first state matches the second state, identify the page as being an erased state; and

when the first state is different from the second state, identify the page as being in a state other than the erased state.

2. The data storage system of claim 1 , wherein when the first codeword is successfully decoded, the controller is configured to:

provide first decoded data to a second decoder for verification; and

when the first decoded data is not verified by the second decoder, determine that, based on the first codeword, the first state corresponds with the erased state.

3. The data storage system of claim 1 , wherein when the first codeword is successfully decoded, the controller is configured to:

provide first decoded data to a second decoder for verification; and

when the first decoded data is verified by the second decoder, determine that, based on the first codeword, the first state corresponds with the state other than the erased state.

4. The data storage system of claim 3 , wherein the state other than the erased state comprises a programmed state.

5. The data storage system of claim 1 , wherein the controller is configured to:

receive the plurality of codewords associated with the page;

obtain a respective state for each of the plurality of codewords;

when each the respective states matches the first state and the second state, identify the page as being the erased state; and

when any one of the respective states does not match one of the first state and the second state, identify the page as being the state other than the erased state.

6. The data storage system of claim 1 , wherein when the first state corresponds to the erased state and the second state corresponds to the erased state, the controller determines the page is in the erased state.

7. The data storage system of claim 1 , wherein when the first state corresponds to the erased state and the second state corresponds to the state other than the erased state, the controller determines the page is in a programmed state.

8. A machine-implemented method, comprising:

receiving, from a memory, a plurality of codewords including a first codeword and a second codeword, wherein the first codeword and the second codeword are associated with a page of the memory;

decoding the first codeword to obtain first decoded data;

verifying the first decoded data to obtain a first state of the page;

decoding the second codeword to obtain second decoded data;

verifying the second decoded data to obtain a second state of the page;

when the first state matches the second state, identifying the page as being an erased state, and

when the first state is different from the second state, identifying the page as being in a state other than the erased state.

9. The machine-implemented method of claim 8 , wherein when the first codeword is successfully decoded, the machine-implemented method further comprises:

providing first decoded data to a second decoder for verification; and

when the first decoded data is not verified by the second decoder, determining that, based on the first codeword, the first state corresponds with the erased state.

10. The machine-implemented method of claim 8 , wherein when the first codeword is successfully decoded, the machine-implemented method further comprises:

providing first decoded data to a second decoder for verification; and

when the first decoded data is verified by the second decoder, determining that, based on the first codeword, the first state corresponds with the state other than the erased state.

11. The machine-implemented method of claim 8 , wherein the state other than the erased state comprises a programmed state.

12. The machine-implemented method of claim 8 , further comprising:

receiving the plurality of codewords associated with the page;

obtaining a respective state for each of the plurality of codewords;

when each the respective states matches the first state and the second state, identifying the page as being the erased state; and

when any one of the respective states does not match one of the first state and the second state, identifying the page as being the state other than the erased state.

13. The machine-implemented method of claim 8 , further comprising, when the first state corresponds to the erased state and the second state corresponds to the erased state, determining the page is in the erased state.

14. The machine-implemented method of claim 8 , further comprising, when the first state corresponds to the erased state and the second state corresponds to the state other than the erased state, determining the page is in a programmed state.

15. An apparatus, comprising:

means for receiving, from a memory, a plurality of codewords including a first codeword and a second codeword, wherein the first codeword and the second codeword are associated with a page of the memory;

means for decoding the first codeword to obtain first decoded data;

means for verifying the first decoded data to obtain a first state of the page;

means for decoding the second codeword to obtain second decoded data;

means for verifying the second decoded data to obtain a second state of the page;

when the first state matches the second state, means for identifying the page as being an erased state, and

when the first state is different from the second state, means for identifying the page as being in a state other than the erased state.

16. The apparatus of claim 15 , wherein when the first codeword is successful decoded, the apparatus further comprises:

means for providing first decoded data to a second decoder for verification; and

when the first decoded data is not verified by the second decoder, means for determining that, based on the first codeword, the first state corresponds with the erased state.

17. The apparatus of claim 15 , wherein when the first codeword is successfully decoded, the apparatus further comprises:

means for providing first decoded data to a second decoder for verification; and

when the first decoded data is verified by the second decoder, means for determining that, based on the first codeword, the first state corresponds with the state other than the erased state.

18. The apparatus of claim 15 , further comprising:

means for receiving the plurality of codewords associated with the page;

means for obtaining a respective state for each of the plurality of codewords;

when each the respective states matches the first state and the second state, means for identifying the page as being the erased state; and

when any one of the respective states does not match one of the first state and the second state, means for identifying the page as being the state other than the erased state.

19. The apparatus of claim 15 , further comprising, when the first state corresponds to the erased state and the second state corresponds to the erased state, means for determining the page is in the erased state.

20. The apparatus of claim 15 , further comprising, when the first state corresponds to the erased state and the second state corresponds to the state other than the erased state, means for determining the page is in a programmed state.

Assignments (8)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 11, 2022
From: BARNDT, RICHARD DAVID; KARAKULAK, SEYHAN; KAYSER, SCOTT; ANARAKI, MAJID NEMATI; WEATHERS, ANTHONY DWAYNE
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 059565/0348 →