IP Library Granted Patent US 11,839,031
Granted Patent B2
US 11,839,031 · App. 17/714,837 · Granted Dec 5, 2023

Micro solder joint and stencil aperture design

Inventors: John Patrick Burke (San Jose, CA); Ibrahym bin Ahmad (Parit Buntar, MY); Fakhrozi Bin Che Ani (Bukit Mertajam, MY); Mohamad Solehin Bin Mohamed Sunar (Bagan Serai, MY); Peir Ming Sing (Bukit Mertajam, MY); Hari Kiran Raavi (Dublin, CA)
Assignee: Western Digital Technologies, Inc.
H05K3/1225B23K1/0008B23K3/0623H05K3/1233H05K3/3485B23K2101/42B23K2103/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,839,031
App. No.
17/714,837
Granted
Dec 5, 2023
Kind
B2
Abstract

Micro solder joint and stencil design. In one embodiment, a stencil for depositing solder on a printed circuit board (PCB) includes a plurality of stencil apertures, a first stencil aperture of the plurality of apertures having an aperture wall defining an aperture perimeter. The aperture wall is configured to not extend beyond an outer edge of a PCB pad provided on the printed circuit board, the aperture wall is also configured to not extend beyond an outer edge of a terminal of a surface mount component, and the first stencil aperture is configured to receive solder paste to form a non-convex solder joint between the PCB pad and the terminal.

Claims (13)

1. A method of assembling an electronic device using a stencil, the method comprising:

depositing a solder paste at a plurality of stencil apertures on a printed circuit board (PCB) pad, wherein the PCB pad has a first predefined area and one stencil aperture of the plurality of stencil apertures has an aperture wall defining a second predefined area that is less than or equal to the first predefined area;

providing a surface mount circuit component on top of the solder paste, wherein the surface mount circuit component includes at least one terminal with a non-solderable side surface; and

performing a reflow process to form a non-convex solder joint between the at least one terminal and the PCB pad.

2. The method of claim 1 , wherein the solder paste has a first side surface and the at least one terminal has a second side surface that is substantially parallel to the first side surface, and

wherein, prior to performing the reflow process, the first side surface and the second side surface combine to form a combined side surface in a first direction.

3. The method of claim 1 , wherein the non-convex solder joint is a concave solder joint.

4. The method of claim 1 , wherein the non-convex solder joint is a straight solder joint.

5. The method of claim 1 , wherein the surface mount circuit component is a quad flat no-lead (QFN) package.

6. The method of claim 1 , wherein the PCB pad is a copper material.

7. The method of claim 1 , wherein a maximum principal stress level exerted by the non-convex solder joint is less than or equal to 42 megapascal (MPa).

8. The method of claim 7 , wherein the maximum principal stress level exerted by a concave solder joint is approximately equal to 30 MPa.

9. The method of claim 1 , wherein a width of the solder paste is 0.2 millimeters (mm) prior to the reflow process.

Assignments (8)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 6, 2022
From: BURKE, JOHN PATRICK; BIN AHMAD, IBRAHYM; BIN CHE ANI, FAKHROZI; BIN MOHAMED SUNAR, MOHAMAD SOLEHIN; SING, PEIR MING; RAAVI, HARI KIRAN
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 059522/0673 →