IP Library Patent Application 17726990
Patent Application
App. No. 17/726,990

PRINTED CIRCUIT BOARD WITH EMBEDDED BUMP PADS

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
17/726,990
Abstract

A Printed Circuit Board (PCB) or substrate has a bump pad layer and a separate trace metal layer. The bump pad layer substantially covers or overlays the trace metal layer. A first surface of a bump pad in the bump pad layer is electrically coupled to a trace in the trace metal layer. A second surface of the bump pad in the bump pad layer extends above a surface of the bump pad layer. When a component is mounted on the substrate during a component mounting process, a pillar or other electrical connection mechanism of the component is electrically coupled to the bump pad without the risk of solder non-wetting and/or the formation of solder bridges between traces and bump pads on the substrate.

Claims (32)

1 . A printed circuit board, comprising:

a bump pad layer comprising a bump pad embedded in a first dielectric material, a first portion of the bump pad extending above a surface of the first dielectric material; and

a trace metal layer comprising a trace embedded in a second dielectric material, the trace metal layer coupled to the bump pad layer such that the trace is electrically coupled to a second portion of the bump pad.

2 . The printed circuit board of claim 1 , wherein the first portion of the bump pad is adapted to electrically couple to a pillar of a component during a component mounting process.

3 . The printed circuit board of claim 1 , wherein the bump pad layer prevents a solder bridge from forming between the trace in the trace metal layer and an adjacent trace in the trace metal layer during a component mounting process.

4 . The printed circuit board of claim 1 , wherein the bump pad layer prevents solder non-wetting between the trace in the trace metal layer and a solder bump associated with a pillar of a component during a component mounting process.

5 . The printed circuit board of claim 1 , wherein the bump pad extends approximately ten micrometers above the surface of the first dielectric material.

6 . The printed circuit board of claim 1 , wherein the bump pad layer substantially covers the trace metal layer.

7 . The printed circuit board of claim 1 , wherein the trace is plated on the bump pad layer.

8 . A method for manufacturing a printed circuit board, comprising:

plating a bump pad on a separable bi-metal foil;

laminating the bump pad with an etchable dielectric material to form a bump pad layer;

plating a first side of the bump pad layer with a trace such that the trace is electrically coupled to a first side of the bump pad;

laminating the trace with a dielectric material to form a trace metal layer;

removing the separable bi-metal foil from the bump pad layer to expose a second side of the bump pad layer; and

etching the second side of the bump pad layer such that a portion of a second side of the bump pad extends above a surface of the etchable dielectric material.

9 . The method of claim 8 , further comprising etching the first side of the bump pad layer to expose the first side of the bump pad prior to plating the first side of the bump pad layer with the trace.

10 . The method of claim 8 , wherein the second side of the bump pad layer is adapted to electrically couple to a pillar of a component during a component mounting process.

11 . The method of claim 8 , further comprising plating an additional metal layer and an additional dialectic layer associated with the additional metal layer to the trace metal layer.

12 . The method of claim 8 , wherein the trace metal layer extends substantially across the bump pad layer.

13 . The method of claim 8 , wherein the bump pad layer acts to prevent a solder bridge from forming between the trace in the trace metal layer and an adjacent trace in the trace metal layer during a component mounting process in which a component is electrically coupled to the printed circuit board.

14 . The method of claim 8 , wherein the bump pad layer acts to prevent solder non-wetting between the trace in the trace metal layer and a solder bump associated with a pillar of a component during a component mounting process in which a component is electrically coupled to the printed circuit board.

15 . The method of claim 8 , wherein the second side of the bump pad extends approximately ten micrometers above the surface of the etchable dielectric material.

16 . A printed circuit board, comprising:

a bump pad layer comprising a first connection means embedded in an etchable dielectric material, the etchable dielectric material being etched such that a first portion of the first connection means extends above a surface of the etchable dielectric material; and

a trace metal layer comprising a second connection means embedded in a second dielectric material, the second connection means electrically coupled to a second portion of the first connection means, wherein the first connection means:

prevents solder non-wetting between the first connection means and a solder bump associated with a component during a component mounting process; and

prevents a solder bridge from forming between adjacent first connection means on the printed circuit board during the component mounting process.

17 . The printed circuit board of claim 16 , wherein the first portion of the first connection means extends approximately ten micrometers or less above the surface of the etchable dielectric material.

18 . The printed circuit board of claim 16 , wherein the second connection means is plated on the bump pad layer.

19 . The printed circuit board of claim 16 , wherein the bump pad layer substantially covers the trace metal layer.

20 . The printed circuit board of claim 16 , wherein the etchable dielectric material is etched using a chemical etching process to connect the first and second connection means.

Assignments (8)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 22, 2022
From: YANG, KENT; WANG, JACKSON; YANG, JACK; CHEN, OLGA; TZENG, MILTON; HUANG, JINXIANG
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 059680/0255 →