IP Library › Granted Patent US 12,378,120
Granted Patent B2
US 12,378,120 · App. 17/829,679 · Granted Aug 5, 2025

Wiring including graphene layer and method of manufacturing the same

Inventors: Keunwook Shin (Yongin-si, KR); Kibum Kim (Seoul, KR); Kyung-Eun Byun (Seongnam-si, KR); Hyeonjin Shin (Suwon-si, KR); Minhyun Lee (Suwon-si, KR); Changseok Lee (Gwacheon-si, KR)
Assignees: Samsung Electronics Co., Ltd.; Seoul National University R&DB Foundation
C01B32/186C01B32/188H10D64/01H10D64/205C01B2204/04C01B2204/22C01B2204/32
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,378,120
App. No.
17/829,679
Granted
Aug 5, 2025
Kind
B2
Abstract

Provided are a wiring including a graphene layer and a method of manufacturing the wiring. The method may include growing a graphene layer on a substrate and doping the graphene layer with a metal. The graphene layer may be grown using a plasma of a hydrocarbon at a temperature of about 200° C. to about 600° C. by plasma enhanced chemical vapor deposition (PECVD).

Claims (52)

1. A method of manufacturing a wiring, the method comprising:

growing a graphene layer on a substrate using a plasma of a hydrocarbon at a temperature of about 200° C. to about 600° C. by plasma enhanced chemical vapor deposition (PECVD); and

doping the graphene layer with a metal.

2. The method of claim 1 , wherein

the growing the graphene layer comprises injecting the hydrocarbon and a precursor comprising the metal together into a chamber, and

the doping the graphene layer is performed as in-situ doping by the PECVD in the growing the graphene layer.

3. The method of claim 1 , wherein

the doping the graphene layer with the metal includes performing atomic layer deposition (ALD) at least once or chemical vapor deposition (CVD) at least once.

4. The method of claim 1 , further comprising:

depositing a metal thin film on the substrate prior to the growing the graphene layer, wherein

the graphene layer is doped with the metal as the metal thin film undergoes agglomeration during the growing the graphene layer.

5. The method of claim 1 , wherein

the substrate has a trench structure comprising a body and a protrusion, and

the graphene layer is grown inside the trench structure.

6. The method of claim 5 , wherein

in the growing the graphene layer, the graphene layer is grown spaced apart from the protrusion such that an air gap is between a side of the graphene layer and the protrusion.

7. The method of claim 1 , wherein the metal comprises one of ruthenium (Ru), aluminum (Al), molybdenum (Mo), tungsten (W), titanium (Ti), platinum (Pt), tantalum (Ta), rhodium (Rh), iridium (Ir), cobalt (Co), nickel (Ni), chromium (Cr), hafnium (Hf), titanium nitride (TiN), or an alloy thereof.

8. The method of claim 1 , wherein

the graphene layer comprises at least one layer,

the at least one layer is formed in a direction substantially parallel or substantially perpendicular to a surface direction of the substrate, or

the at least one layer is formed to have a structure comprising a portion substantially perpendicular to the surface direction of the substrate and a portion substantially parallel to the surface direction of the substrate.

9. The method of claim 1 , wherein

the doping the graphene layer includes at least one of doping a surface of the graphene layer with the metal, doping an inside of the graphene layer with the metal, and doping a grain boundary of the graphene layer with the metal.

10. The method of claim 1 , further comprising:

forming a barrier on the substrate before the forming the graphene layer, wherein

the growing the graphene layer on the substrate includes growing the graphene layer on the barrier.

11. A wiring comprising:

a substrate; and

a graphene layer doped with a metal on the substrate,

wherein a metal content of the graphene layer doped with the metal is about 1 at % to about 50 at %, and

a ratio of carbon having an sp 2 bond structure to total carbon in the graphene layer doped with the metal is about 50% to about 99%.

12. The wiring of claim 11 , wherein the substrate has a trench structure,

the substrate comprises a dielectric material having a dielectric constant κ of about 3.6 or less, and

the graphene layer doped with the metal is inside the trench structure.

13. The wiring of claim 11 , wherein a hydrogen (H) content of the graphene layer doped with the metal is in a range of about 1 at % to about 20 at %.

14. The wiring of claim 11 , wherein the metal includes one of ruthenium (Ru), aluminum (Al), molybdenum (Mo), tungsten (W), titanium (Ti), platinum (Pt), tantalum (Ta), rhodium (Rh), iridium (Ir), cobalt (Co), nickel (Ni), chromium (Cr), hafnium (Hf), titanium nitride (TiN), and an alloy thereof.

15. The wiring of claim 11 , wherein

the substrate includes a protrusion,

the graphene layer doped with the metal is spaced apart from the protrusion such that an air gap is between the protrusion and a side of the graphene layer doped with the metal.

16. The wiring of claim 11 , wherein

a width of the graphene layer doped with the metal is about 1 nm to about 20 nm,

a height the graphene layer doped with the metal is about 1 nm to about 20 nm, and

a resistivity of the graphene layer doped with the metal is about 800 μΩ·cm or less.

17. The wiring of claim 11 , wherein at least one layer included in the graphene layer doped with the metal is arranged in a direction substantially parallel to a surface direction of the substrate.

18. The wiring of claim 11 , wherein

at least one layer included in the graphene layer doped with the metal is arranged in a direction substantially perpendicular to a surface direction of the substrate, or

the least one layer included in the graphene layer doped with the metal has a structure comprising a portion substantially perpendicular to the surface direction of the substrate and a portion substantially parallel to the surface direction of the substrate.

19. The wiring of claim 11 , wherein at least one of a surface of the graphene layer, an inside of the graphene layer, and a grain boundary of the graphene layer is doped with the metal.

20. An electronic device comprising:

the wiring of claim 11 ; and

a transistor comprising a source electrode, a drain electrode, and a gate electrode, wherein

the wiring is electrically connected to at least one the source electrode, the drain electrode, and the gate electrode.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 16, 2022
From: SHIN, KEUNWOOK; BYUN, KYUNG-EUN; SHIN, HYEONJIN; LEE, MINHYUN; LEE, CHANGSEOK
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 060231/0403 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 16, 2022
From: KIM, KIBUM
To: SEOUL NATIONAL UNIVERSITY R&DB FOUNDATION
Reel/Frame 060231/0462 →
Priority Claims (1)
KR 10-2021-0123368 · Sep 15, 2021 · national
Continuity (1)
Related Publication 20230079680A1 · Mar 16, 2023
References Cited (17)
US 8476765B2 · Zhang et al. · 2013 [cited by applicant]
US 8541769B2 · Chu et al. · 2013 [cited by applicant]
US 9482960B2 · Yakunin et al. · 2016 [cited by applicant]
US 10312329B2 · Zhou · 2019 [cited by applicant]
US 20120208022A1 · Merino Sanchez · 2012 [cited by examiner]
US 20150303487A1 · Kamai · 2015 [cited by examiner]
US 20160276219A1 · Wada · 2016 [cited by examiner]
US 20170179234A1 · Kim · 2017 [cited by examiner]
US 20190348466A1 · Pillarisetty et al. · 2019 [cited by applicant]
US 20200235055A1 · Hegde et al. · 2020 [cited by applicant]
US 20200350252A1 · Shin et al. · 2020 [cited by applicant]
US 20210159183A1 · Byun et al. · 2021 [cited by applicant]
JP 2016174039A · 2016 [cited by applicant]
JP 6225596B2 · 2017 [cited by applicant]
KR 1020200011197A · 2020 [cited by applicant]
KR 1020200090088A · 2020 [cited by applicant]
KR 1020200126925A · 2020 [cited by applicant]