IP Library › Granted Patent US 12,532,520
Granted Patent B2
US 12,532,520 · App. 17/833,094 · Granted Jan 20, 2026

Source/drain EPI structure for device boost

Inventor: Shahaji B. More (Hsinchu, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
H10D62/151H10D30/024H10D30/62H10D62/822H01L21/02532H01L21/02579H01L21/0262H01L21/02636H10D62/834
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,532,520
App. No.
17/833,094
Granted
Jan 20, 2026
Kind
B2
Abstract

A method includes providing a substrate, a semiconductor fin extending from the substrate, and a gate structure over the substrate and engaging the semiconductor fin; etching the semiconductor fin to form a trench; and epitaxially growing a semiconductor structure in the trench, which includes epitaxially growing a first semiconductor layer having silicon germanium (SiGe); epitaxially growing a second semiconductor layer having SiGe above the first semiconductor layer; epitaxially growing a third semiconductor layer having SiGe over the second semiconductor layer; and epitaxially growing a fourth semiconductor layer having SiGe and disposed at a corner portion of the semiconductor structure. Each of the first, second, third, and fourth semiconductor layers includes a p-type dopant, and the fourth semiconductor layer has a higher dopant concentration of the p-type dopant than each of the first, second, and third semiconductor layers.

Claims (55)

1 . A method, comprising:

providing a structure that includes a substrate, a semiconductor fin extending from the substrate, and a gate structure over the substrate and engaging the semiconductor fin;

etching the semiconductor fin adjacent the gate structure to form a trench; and

epitaxially growing a semiconductor structure in the trench, wherein the epitaxially growing of the semiconductor structure includes:

epitaxially growing a first semiconductor layer having silicon germanium;

epitaxially growing a second semiconductor layer having silicon germanium above the first semiconductor layer;

epitaxially growing a third semiconductor layer having silicon germanium over the second semiconductor layer; and

epitaxially growing a fourth semiconductor layer having silicon germanium and disposed at a corner portion of the semiconductor structure, wherein each of the first, the second, the third, and the fourth semiconductor layers includes a p-type dopant, and the fourth semiconductor layer has a higher dopant concentration of the p-type dopant than each of the first, the second, and the third semiconductor layers.

2 . The method of claim 1 , wherein the epitaxially growing of the second semiconductor layer includes:

increasing a first ratio of a first flow rate of a first gas containing germanium to a second flow rate of a second gas containing silicon; and

decreasing a second ratio of the first flow rate to a third flow rate of a third gas containing the p-type dopant.

3 . The method of claim 2 , wherein the first ratio is gradually increased from about 5 to about 25 and the second ratio is gradually decreased from about 10 to about 2.

4 . The method of claim 1 , wherein the epitaxially growing of the second semiconductor layer includes:

gradually increasing a flow rate of a gas containing Ge;

gradually decreasing a flow rate of a gas containing Si;

gradually increasing a flow rate of a gas containing the p-type dopant; and

gradually increasing a flow rate of an etching gas.

5 . The method of claim 1 , wherein the epitaxially growing of the third semiconductor layer includes keeping a flow rate of a first gas containing germanium substantially constant while gradually increasing a flow rate of a second gas containing the p-type dopant.

6 . The method of claim 1 , wherein the epitaxially growing of the fourth semiconductor layer includes gradually decreasing a flow rate of a first gas containing germanium and gradually increasing a flow rate of a second gas containing the p-type dopant.

7 . The method of claim 1 , wherein the epitaxially growing of the semiconductor structure further includes epitaxially growing a fifth semiconductor layer having silicon germanium over the third and the fourth semiconductor layers, wherein the fifth semiconductor layer includes the p-type dopant at a higher dopant concentration than the first, the second, and the third semiconductor layers.

8 . The method of claim 7 , further comprising:

depositing an inter-level dielectric (ILD) layer over the fifth semiconductor layer;

forming a contact hole in the ILD layer, the contact hole exposing an area of the semiconductor structure; and

forming a silicide layer on the semiconductor structure.

9 . The method of claim 8 , after forming the contact hole and before forming the silicide layer, further comprising:

implanting the p-type dopant to a top portion of the semiconductor structure.

10 . The method of claim 9 , after implanting the p-type dopant to the top portion of the semiconductor structure and before forming the silicide layer, further comprising:

implanting germanium to the top portion of the semiconductor structure.

11 . A method, comprising:

providing a structure that includes a substrate, a semiconductor fin extending from the substrate, and a gate structure over the substrate and engaging the semiconductor fin;

etching the semiconductor fin adjacent the gate structure to form a trench; and

epitaxially growing a semiconductor structure in the trench, wherein the epitaxially growing of the semiconductor structure includes:

epitaxially growing a first semiconductor layer in the trench;

epitaxially growing a second semiconductor layer above the first semiconductor layer;

epitaxially growing a third semiconductor layer over the second semiconductor layer; and

epitaxially growing a fourth semiconductor layer and disposed at a corner portion of the semiconductor structure, wherein each of the first, the second, the third, and the fourth semiconductor layers includes silicon germanium doped with a p-type dopant comprising boron, and the fourth semiconductor layer has a higher boron dopant concentration than each of the first, the second, and the third semiconductor layers, wherein a boron doping concentration in the third semiconductor layer gradually increases as a thickness of the third semiconductor layer increases.

12 . The method of claim 11 , wherein the epitaxially growing of the semiconductor structure further includes epitaxially growing a fifth semiconductor layer having silicon germanium over the third and the fourth semiconductor layers, wherein the fifth semiconductor layer includes boron at a higher dopant concentration than the first, the second, and the third semiconductor layers.

13 . The method of claim 11 , wherein the epitaxially growing of the third semiconductor layer includes keeping a flow rate of a first gas containing germanium substantially constant while gradually increasing a flow rate of a second gas containing boron.

14 . The method of claim 13 , wherein the epitaxially growing of the fourth semiconductor layer includes gradually decreasing a flow rate of the first gas and gradually increasing a flow rate of the second gas.

15 . The method of claim 11 , wherein the epitaxially growing of the second semiconductor layer includes:

epitaxially growing a first sub-layer over the first semiconductor layer; and

epitaxially growing a second sub-layer over the first sub-layer, wherein the epitaxially growing of the first sub-layer and the epitaxially growing of the second sub-layer are performed at different process conditions.

16 . The method of claim 15 , wherein a boron dopant concentration in the first sub-layer gradually increases and a boron dopant concentration in the second sub-layer gradually decreases.

17 . A method, comprising:

providing a structure that includes a substrate, a semiconductor fin extending from the substrate, and a gate structure over the substrate and engaging the semiconductor fin;

etching the semiconductor fin adjacent the gate structure to form a trench; and

epitaxially growing a semiconductor structure in the trench, wherein the epitaxially growing of the semiconductor structure includes:

epitaxially growing a first semiconductor layer having silicon germanium in the trench;

epitaxially growing a second semiconductor layer having silicon germanium above the first semiconductor layer;

epitaxially growing a third semiconductor layer having silicon germanium over the second semiconductor layer;

epitaxially growing a fourth semiconductor layer having silicon germanium and disposed at a corner portion of the semiconductor structure, wherein the semiconductor structure has a largest lateral dimension at the corner portion than at other portions of the semiconductor structure, wherein each of the first, the second, the third, and the fourth semiconductor layers includes a p-type dopant and the fourth semiconductor layer has a highest p-type dopant concentration compared to the other semiconductor layers, and a dopant concentration of the p-type dopant in the second semiconductor layer gradually increases and then gradually decreases as a thickness of the second semiconductor layer increases; and

epitaxially growing a fifth semiconductor layer over the fourth semiconductor layer.

18 . The method of claim 17 , wherein a germanium concentration in the second semiconductor layer gradually increases as the thickness of the second semiconductor layer increases.

19 . The method of claim 17 , wherein the epitaxially growing of the second semiconductor layer includes gradually increasing a ratio of a first flow rate of a first gas containing germanium to a second flow rate of a second gas containing silicon from about 5 to about 25.

20 . The method of claim 19 , wherein the epitaxially growing of the second semiconductor layer further includes decreasing another ratio of the first flow rate to a third flow rate of a third gas containing the p-type dopant from about 10 to about 2.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 6, 2022
From: MORE, SHAHAJI B.
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 060109/0800 →
Continuity (3)
Division 17106389 · Nov 30, 2020
Provisional Application 63062046 · Aug 6, 2020
Related Publication 20220302260A1 · Sep 22, 2022
References Cited (26)
US 8836016B2 · Wu et al. · 2014 [cited by applicant]
US 8841701B2 · Lin et al. · 2014 [cited by applicant]
US 8847293B2 · Lee et al. · 2014 [cited by applicant]
US 8853025B2 · Zhang et al. · 2014 [cited by applicant]
US 8962400B2 · Tsai et al. · 2015 [cited by applicant]
US 9093514B2 · Tsai et al. · 2015 [cited by applicant]
US 9236267B2 · De et al. · 2016 [cited by applicant]
US 9245805B2 · Yeh et al. · 2016 [cited by applicant]
US 9269777B2 · Lee · 2016 [cited by examiner]
US 9287382B1 · Lee et al. · 2016 [cited by applicant]
US 9520482B1 · Chang et al. · 2016 [cited by applicant]
US 9576814B2 · Wu et al. · 2017 [cited by applicant]
US 10164048B1 · More et al. · 2018 [cited by applicant]
US 10344776B2 · Liu · 2019 [cited by applicant]
US 10347762B1 · Liu · 2019 [cited by examiner]
US 10396156B2 · Tsai et al. · 2019 [cited by applicant]
US 10468500B1 · Tsai et al. · 2019 [cited by applicant]
US 10522359B2 · Huang · 2019 [cited by applicant]
US 20150255606A1 · Cheng · 2015 [cited by examiner]
US 20190097006A1 · Li · 2019 [cited by examiner]
US 20190097051A1 · Tsai et al. · 2019 [cited by applicant]
US 20190164835A1 · Lu · 2019 [cited by examiner]
US 20190165099A1 · Chen · 2019 [cited by applicant]
US 20190393308A1 · Lo et al. · 2019 [cited by applicant]
US 9,825,038 B2, 11/2017, Lee et al. (withdrawn) [cited by applicant]
Virginia Semiconductor, Inc., Basic Crystallographic Definitions and Properties of Si, SiGe, and Ge, Jun. 2002, 9 pages, Fredericksburg, Virginia. [cited by applicant]