IP Library Granted Patent US 11,848,284
Granted Patent B2
US 11,848,284 · App. 17/834,737 · Granted Dec 19, 2023

Protective elements for bonded structures

Inventors: Javier A DeLaCruz (San Jose, CA); Belgacem Haba (Saratoga, CA); Rajesh Katkar (Milpitas, CA)
Assignee: Adeia Semiconductor Bonding Technologies Inc.
H01L23/573H01L22/34H01L23/528H01L23/562H01L24/05H01L24/08H01L24/27H01L24/29H01L24/32H01L24/48H01L24/73H01L24/83H01L24/49H01L2224/08237H01L2224/29082H01L2224/29187H01L2224/32225H01L2224/48091H01L2224/48106H01L2224/48225H01L2224/49171H01L2224/73215
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,848,284
App. No.
17/834,737
Granted
Dec 19, 2023
Kind
B2
Abstract

A bonded structure is disclosed. The bonded structure can include a semiconductor element comprising active circuitry. The bonded structure can include a protective element directly bonded to the semiconductor element without an adhesive along a bonding interface. The protective element can include an obstructive material disposed over at least a portion of the active circuitry. The obstructive material can be configured to obstruct external access to the active circuitry. The bonded structure can include a disruption structure configured to disrupt functionality of the at least a portion of the active circuitry upon debonding of the protective element from the semiconductor element.

Claims (19)

1. A bonded structure comprising:

a semiconductor element comprising active circuitry;

an obstructive element directly bonded to the semiconductor element without an adhesive, the obstructive element including an obstructive material disposed over at least a portion of the active circuitry, the obstructive material configured to obstruct external access to the active circuitry; and

a conductor connected to a monitoring circuit usable to determine whether the direct bond between the semiconductor element and the obstructive element has been tampered with.

2. The bonded structure of claim 1 , wherein the semiconductor element comprises a first bonding layer and wherein the obstructive element comprises a second bonding layer directly bonded to the first bonding layer without an adhesive.

3. The bonded structure of claim 2 , wherein the first and second bonding layers comprise silicon oxide.

4. The bonded structure of claim 2 , further comprising one or more intermediate layers between the first bonding layer and the active circuitry, the one or more intermediate layers comprising circuitry, the etch pathway extending through at least a portion of the one or more intermediate layers.

5. The bonded structure of claim 4 , wherein the one or more intermediate layers includes a blocking layer, one or more openings formed in the blocking layer, the etch pathway extending through the one or more openings.

6. The bonded structure of claim 4 , wherein the conductor is at least partially disposed in the one or more intermediate layers.

7. The bonded structure of claim 1 , wherein the monitoring circuit is configured to monitor an electrical current through the conductor.

8. The bonded structure of claim 7 , wherein the monitoring circuit is configured to indicate that the direct bond has been tampered with if an electrical signal through the conductor is interrupted.

9. The bonded structure of claim 2 , further comprising a first plurality of contact pads in the first bonding layer and a second plurality of contact pads in the second bonding layer, the first plurality of contact pads directly bonded to the second plurality of contact pads without an adhesive.

10. The bonded structure of claim 9 , further comprising a first blocking layer in the first bonding layer and an anchor material layer in the second bonding layer, the first blocking layer having one or more openings therethrough.

11. The bonded structure of claim 10 , wherein the second plurality of contact pads are at least partially embedded in the second blocking layer.

12. The bonded structure of claim 9 , wherein at least one contact pad is connected to a monitoring circuit to monitor connectivity of the directly bonded first and second pluralities of contact pads.

13. The bonded structure of claim 1 , wherein a first hardness of the obstructive material is greater than a second hardness of the semiconductor element.

14. The bonded structure of claim 1 , wherein the obstructive material comprises an abrasive material.

15. The bonded structure of claim 1 , wherein the obstructive material comprises a light-blocking material.

16. The bonded structure of claim 15 , wherein the light-blocking material is configured to block light at near infrared (NIR) wavelengths.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 10, 2023
From: DELACRUZ, JAVIER A.; HABA, BELGACEM; KATKAR, RAJESH
To: INVENSAS BONDING TECHNOLOGIES, INC.
Reel/Frame 064553/0006 →
CHANGE OF NAME Recorded Aug 10, 2023
From: INVENSAS BONDING TECHNOLOGIES, INC.
To: ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC.
Reel/Frame 064563/0506 →
SECURITY INTEREST Recorded May 3, 2023
From: ADEIA GUIDES INC.; ADEIA IMAGING LLC; ADEIA MEDIA HOLDINGS LLC; ADEIA MEDIA SOLUTIONS INC.; ADEIA SEMICONDUCTOR ADVANCED TECHNOLOGIES INC.; ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC.; ADEIA SEMICONDUCTOR INC.; ADEIA SEMICONDUCTOR SOLUTIONS LLC; ADEIA SEMICONDUCTOR TECHNOLOGIES LLC; ADEIA SOLUTIONS LLC
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 063529/0272 →
Continuity (6)
Continuation 16844941 · Apr 9, 2020
Provisional Application 62953071 · Dec 23, 2019
Provisional Application 62953058 · Dec 23, 2019
Provisional Application 62851512 · May 22, 2019
Provisional Application 62833491 · Apr 12, 2019
Related Publication 20220302048A1 · Sep 22, 2022
Cited By (5)
US 12,300,634 US 12,451,439 US 12,451,445 US 12,591,005 US 12,713,942