IP Library Granted Patent US 12,506,036
Granted Patent B2
US 12,506,036 · App. 17/838,491 · Granted Dec 23, 2025

Dicing and wafer thinning to form semiconductor dies

Inventors: Zhengjie Zhu (Shanghai, CN); Junrong Yan (Shanghai, CN); Chee Keong Chin (Shanghai, CN); Cheng Chang (Shanghai, CN); Zhonghua Qian (Shanghai, CN)
Assignee: Sandisk Technologies, Inc.
H01L21/78H01L21/6836H01L2221/68327
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,506,036
App. No.
17/838,491
Granted
Dec 23, 2025
Kind
B2
Abstract

A semiconductor die is separated from a semiconductor wafer using a method that involves performing a partial cut on the semiconductor wafer, applying tape lamination to a front side of the semiconductor wafer, grinding a back side of the semiconductor wafer, mounting the semiconductor wafer to a die attach film (DAF) layer, removing the tape lamination from the front side of the semiconductor wafer, and performing a DAF-die separation operation to separate the semiconductor die from the adjacent semiconductor die. A DAF laser is not used during the method of separating a semiconductor die from a semiconductor wafer. The front side is the side of the semiconductor wafer where integrated circuits are exposed. The partial cut is between the semiconductor die and an adjacent semiconductor die. The back side is opposite of the front side and the back side is a silicon layer of the semiconductor die.

Claims (17)

1 . A method of separating a semiconductor die from a semiconductor wafer having a plurality of semiconductor dies, the method comprising:

performing a partial cut on a front side of the semiconductor wafer to a first level relative to the front side of the semiconductor wafer to form a cavity;

applying tape lamination over a metal layer exposed on the front side of the semiconductor wafer;

grinding a portion of a silicon layer on a back side of the semiconductor wafer, wherein:

the portion is grinded to a second level relative to the front side of the semiconductor wafer;

a remaining portion of the silicon layer after the grinding has a thickness equal to a difference between the first level and the second level;

the difference between the first level and the second level is about 10 μm; and

the back side is opposite the front side;

mounting the back side of the semiconductor wafer to a die attach film (DAF) layer;

removing the tape lamination from the front side of the semiconductor wafer; and

performing a DAF-die separation (DDS) process to separate the semiconductor die from an adjacent semiconductor die of the semiconductor wafer, wherein remnants of the DAF layer remain on a side edge of the semiconductor die, wherein the side edge of the semiconductor die has a width that is greater than a remaining portion of the semiconductor die, and wherein a width of the remnants of the DAF layer is equal to the width of the side edge of the semiconductor die.

2 . The method of claim 1 , wherein a DAF laser is not applied to the semiconductor wafer during the method of separating the semiconductor die from the semiconductor wafer.

3 . The method of claim 1 , wherein the first level is substantially less than the second level when the cavity has a rectangular cross-section with rounded edges.

4 . The method of claim 1 , wherein the DDS process occurs at a midpoint of the cavity at the first level.

5 . The method of claim 1 , wherein remnants of the DAF layer remain on a side edge between the front side and the back side of the semiconductor die.

6 . The method of claim 1 , wherein a width of the remaining portion of the silicon layer that contacts the DAF layer is equal to a greatest width of the DAF layer.

7 . The method of claim 1 , wherein performing the DDS process is in response to removing the tape lamination.

Assignments (8)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 14, 2022
From: ZHU, ZHENGJIE; YAN, JUNRONG; CHIN, CHEE KEONG; CHANG, CHENG; QIAN, ZHONGHUA
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 060188/0967 →