IP Library Granted Patent US 11,853,563
Granted Patent B1
US 11,853,563 · App. 17/843,629 · Granted Dec 26, 2023

Key value data storage device with tiers

Inventors: David Avraham (Even Yehuda, IL); Alexander Bazarsky (Holon, IL); Ran Zamir (Ramat Gan, IL)
Assignee: Western Digital Technologies, Inc.
G06F3/0622G06F3/0655G06F3/0679
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,853,563
App. No.
17/843,629
Granted
Dec 26, 2023
Kind
B1
Abstract

A data storage device includes a memory device and a controller coupled to the memory device. The controller is configured to receive key value (KV) pair data from a host device, where the KV pair data includes a key and a value, determine whether the KV pair data corresponds to a first tier or a second tier, where the second tier has a lower performance requirement than the first tier, and program the value of the KV pair data as padding data when the KV pair data corresponds to the second tier. The determining is based on a received hint of the KV pair data, a relative performance of the KV pair data, and a length of the KV pair data. The controller is configured reclassify the KV pair data based on a read frequency of the KV pair data.

Claims (49)

1. A data storage device, comprising:

a memory device; and

a controller coupled to the memory device, wherein the controller is configured to:

receive key value (KV) pair data from a host device, wherein the KV pair data includes a key and a value;

determine whether the KV pair data corresponds to a first tier or a second tier, wherein the second tier has a lower performance requirement than the first tier; and

program the value of the KV pair data as padding data when the KV pair data corresponds to the second tier.

2. The data storage device of claim 1 , wherein the KV pair data is stored in volatile memory when the KV pair data corresponds to the second tier prior to programming the value of the KV pair data as padding data.

3. The data storage device of claim 1 , wherein:

the KV pair data includes a relative performance (RP) value;

the RP value is either a first value, a second value, a third value, or a fourth value;

the first value has a higher performance than the second value;

the second value has a higher performance than the third value; and

the third value has a higher performance than the fourth value.

4. The data storage device of claim 3 , wherein the first tier corresponds to the first value and the second value, and wherein the second tier corresponds to the third value and the fourth value.

5. The data storage device of claim 1 , wherein the controller is configured to:

reclassify the KV pair data as either:

the second tier when the KV pair data is classified as the first tier; or

the first tier when the KV pair data is classified as the second tier.

6. The data storage device of claim 5 , wherein the reclassifying is based on a read frequency of the KV pair data.

7. The data storage device of claim 6 , wherein the KV pair data that is reclassified as the second tier has a low read frequency, wherein the KV pair data that is reclassified as the first tier has a high read frequency.

8. The data storage device of claim 7 , wherein the low read frequency and the high read frequency are determined relative to each read frequency of a plurality of KV pair data in the memory device.

9. The data storage device of claim 1 , wherein the determining is based on a received hint from the data storage device.

10. The data storage device of claim 1 , wherein the programming comprises splitting the KV pair data corresponding to the second tier over two or more flash management units (FMUs).

11. The data storage device of claim 10 , wherein the two or more FMUs include KV pair data corresponding to the first tier.

12. A data storage device, comprising:

a memory device; and

a controller coupled to the memory device, wherein the controller is configured to:

receive first KV pair data from a host device, wherein KV pair data includes a key and a value;

classify the received first KV pair data as a first tier;

program the received first KV pair data to a first flash management unit (FMU), wherein the received first KV pair is less than a full size of a FMU;

receive second KV pair data from the host device;

classify the second KV pair data as a second tier, wherein the second tier has a lower performance requirement than the first tier; and

program at least a portion of the second KV pair data in an FMU that has KV pair data classified as the first tier previously stored in the FMU.

13. The data storage device of claim 12 , wherein the at least a portion of the second KV pair data is programmed in the first FMU and a remaining portion of the second KV pair data is programmed to one or more previously programmed FMUs.

14. The data storage device of claim 12 , wherein address information corresponding to KV pair data classified as the first tier is stored in a first table.

15. The data storage device of claim 14 , wherein address information corresponding to KV pair data classified as the second tier is stored in a second table, and wherein the first table is distinct from the second table.

16. The data storage device of claim 15 , wherein the first table stores a single address per value of the KV pair data classified as the first tier.

17. The data storage device of claim 15 , wherein the second table stores two or more addresses per value of the KV pair data classified as the second tier.

18. The data storage device of claim 12 , wherein the second KV pair data is stored in single level cell (SLC) memory prior to programming the at least a portion of the second KV pair data to the first FMU and a remaining portion of the second KV pair data to one or more previously programmed FMUs.

19. A data storage device, comprising:

memory means; and

a controller coupled to the memory means, wherein the controller is configured to:

program data associated with a second tier to one or more FMUs, wherein:

the one or more flash management units (FMUs) comprises key value (KV) pair data associated with a first tier;

the first tier has a higher performance requirement than the second tier; and

the data associated with the second tier is utilized as padding data.

20. The data storage device of claim 19 , wherein the data is either:

KV pair data associated the second tier, wherein the KV pair data associated with the second tier has a relative performance (RP) value less than a RP of the KV pair data associated with the first tier; or

internal data generated by the data storage device.

Assignments (8)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 20, 2022
From: AVRAHAM, DAVID; BAZARSKY, ALEXANDER; ZAMIR, RAN
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 060246/0185 →