IP Library › Granted Patent US 11,950,513
Granted Patent B2
US 11,950,513 · App. 17/857,185 · Granted Apr 2, 2024

Semiconductor device and method for fabricating the same

Inventors: Hui-Lin Wang (Taipei, TW); Wei Chen (Tainan, TW); Po-Kai Hsu (Tainan, TW); Yu-Ping Wang (Hsinchu, TW); Hung-Yueh Chen (Hsinchu, TW)
Assignee: UNITED MICROELECTRONICS CORP.
H10N50/01H01F10/3254H01F10/329H10N50/80
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,950,513
App. No.
17/857,185
Granted
Apr 2, 2024
Kind
B2
Abstract

A method for fabricating a semiconductor device includes the steps of: forming a first inter-metal dielectric (IMD) layer on a substrate; forming a first metal interconnection and a second metal interconnection in the first IMD layer; forming a channel layer on the first metal interconnection and the second metal interconnection; forming a magnetic tunneling junction (MTJ) stack on the channel layer; and removing the MTJ stack to form a MTJ.

Claims (26)

1. A method for fabricating a semiconductor device, comprising:

forming a first inter-metal dielectric (IMD) layer on a substrate;

forming a first metal interconnection and a second metal interconnection in the first IMD layer;

forming a channel layer on the first metal interconnection and the second metal interconnection;

forming a magnetic tunneling junction (MTJ) stack on the channel layer; and

removing part of the MTJ stack to form an MTJ.

2. The method of claim 1 , wherein the step of forming the channel layer comprises:

forming a dielectric layer on the first IMD layer;

removing the dielectric layer to form an opening;

forming a first channel layer and a second channel layer in the opening; and

planarizing the first channel layer and the second channel layer.

3. The method of claim 2 , wherein the first channel layer comprises a U-shape.

4. The method of claim 2 , further comprising:

forming the MTJ stack on the first channel layer and the second channel layer; and

removing the MTJ stack, the second channel layer, and the first channel layer.

5. The method of claim 2 , further comprising removing the MTJ stack, the second channel layer, the first channel layer, and the dielectric layer after forming the MTJ stack.

6. The method of claim 2 , wherein the first channel layer and the second channel layer comprise different materials.

7. The method of claim 2 , wherein the first channel layer and the second channel layer comprise different etching rates.

8. The method of claim 2 , further comprising:

forming a cap layer on the MTJ, the channel layer, and the dielectric layer; and

forming a second IMD layer on the cap layer.

9. The method of claim 8 , wherein the cap layer and the dielectric layer comprise different materials.

10. The method of claim 1 , wherein the MTJ comprises:

a free layer on the channel layer;

a barrier layer on the free layer; and

a pinned layer on the barrier layer.

Priority Claims (1)
CN 202010360779.3 · Apr 30, 2020 · national
Continuity (2)
Division 16884060 · May 27, 2020
Related Publication 20220336735A1 · Oct 20, 2022
Cited By (1)
US 12,408,559