IP Library › Granted Patent US 12,278,210
Granted Patent B2
US 12,278,210 · App. 17/883,595 · Granted Apr 15, 2025

Manufacturing method of semiconductor structure

Inventors: Sheng Zhang (Singapore, SG); Kai Zhu (Singapore, SG); Chien-Kee Pang (Singapore, SG); Chia-Liang Liao (Yunlin County, TW)
Assignee: United Microelectronics Corp.
H01L24/80H01L21/02337H01L2224/80895H01L2224/80896
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,278,210
App. No.
17/883,595
Granted
Apr 15, 2025
Kind
B2
Abstract

Provided is a manufacturing method of a semiconductor structure. The manufacturing method includes the following steps. A first dielectric layer is formed on a first substrate. A second dielectric layer is formed on a second substrate. A first heat treatment is performed on the first dielectric layer and the second dielectric layer, wherein a temperature of the first heat treatment is between 300° C. and 400° C. A first conductive via is formed in the first dielectric layer. A second conductive via is formed in the second dielectric layer. The first substrate and the second substrate are bonded in a manner that the first dielectric layer faces the second dielectric layer, so as to connect the first conductive via and the second conductive via.

Claims (19)

1. A manufacturing method of a semiconductor structure, comprising:

forming a first dielectric layer on a first substrate;

forming a second dielectric layer on a second substrate;

performing a first heat treatment on the first dielectric layer and the second dielectric layer, wherein a temperature of the first heat treatment is between 300° C. and 400° C.;

forming a first conductive via in the first dielectric layer;

forming a second conductive via in the second dielectric layer; and

bonding the first substrate and the second substrate in a manner that the first dielectric layer faces the second dielectric layer, so as to connect the first conductive via and the second conductive via,

wherein the first heat treatment is performed after forming the first dielectric layer and the second dielectric layer and before forming the first conductive via and the second conductive via.

2. The manufacturing method of claim 1 , wherein the first heat treatment is performed in a nitrogen or oxygen atmosphere.

3. The manufacturing method of claim 1 , wherein a time of the first heat treatment is between 0.5 hours and 2 hours.

4. The manufacturing method of claim 1 , wherein the first dielectric layer and the second dielectric layer are independently subjected to the first thermal treatment.

5. The manufacturing method of claim 1 , wherein a thickness of the first dielectric layer is 5000 Å or more.

6. The manufacturing method of claim 1 , wherein a method for forming the first dielectric layer comprises a plasma enhanced chemical vapor deposition process.

7. The manufacturing method of claim 1 , wherein a thickness of the second dielectric layer is 5000 Å or more.

8. The manufacturing method of claim 1 , wherein a method for forming the second dielectric layer comprises a plasma enhanced chemical vapor deposition process.

9. The manufacturing method of claim 1 , further comprising forming a cap layer on the first dielectric layer after forming the first dielectric layer, wherein the cap layer exposes a top surface of the first conductive via.

10. The manufacturing method of claim 1 , further comprising forming a cap layer on the second dielectric layer after forming the second dielectric layer, wherein the cap layer exposes a top surface of the second conductive via.

11. The manufacturing method of claim 1 , further comprising performing a second heat treatment after forming the first conductive via and before bonding the first substrate and the second substrate, wherein a temperature of the second heat treatment is lower than 300° C.

12. The manufacturing method of claim 1 , further comprising performing a second heat treatment after forming the second conductive via and before bonding the first substrate and the second substrate, wherein a temperature of the second heat treatment is lower than 300° C.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 17, 2022
From: ZHANG, SHENG; ZHU, KAI; PANG, CHIEN-KEE; LIAO, CHIA-LIANG
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 060838/0283 →
Priority Claims (1)
TW 111122949 · Jun 21, 2022 · national
Continuity (1)
Related Publication 20230411343A1 · Dec 21, 2023
References Cited (18)
US 5139971A · Giridhar et al. · 1992 [cited by applicant]
US 5786278A · Fry · 1998 [cited by applicant]
US 6194304B1 · Morozumi et al. · 2001 [cited by applicant]
US 6358789B2 · Lee · 2002 [cited by applicant]
US 6391777B1 · Chen et al. · 2002 [cited by applicant]
US 6716740B2 · Wang et al. · 2004 [cited by applicant]
US 8501537B2 · Sadaka et al. · 2013 [cited by applicant]
US 8860229B1 · Lin · 2014 [cited by examiner]
US 10062943B2 · Li · 2018 [cited by applicant]
US 10109474B1 · Wang et al. · 2018 [cited by applicant]
US 10153342B1 · He et al. · 2018 [cited by applicant]
US 10262986B2 · Dai et al. · 2019 [cited by applicant]
US 10460980B2 · Verma et al. · 2019 [cited by applicant]
US 20150021785A1 · Lin · 2015 [cited by examiner]
US 20210151353A1 · Kuang · 2021 [cited by examiner]
US 20210257340A1 · Chen · 2021 [cited by examiner]
TW 201715620A · 2017 [cited by examiner]
“Office Action of Taiwan Counterpart Application”, issued on Oct. 14, 2024, p. 1-p. 5. [cited by applicant]