IP Library Granted Patent US 12,206,400
Granted Patent B2
US 12,206,400 · App. 17/892,800 · Granted Jan 21, 2025

Dynamic body biasing for radio frequency (RF) switch

Inventors: Ravi Pramod Kumar Vedula (San Diego, CA); Abhijeet Paul (Escondido, CA); Hyunchul Jung (San Diego, CA)
Assignee: QUALCOMM INCORPORATED
H03K17/687H04B1/44H01L27/1203
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,206,400
App. No.
17/892,800
Granted
Jan 21, 2025
Kind
B2
Abstract

A radio frequency integrated circuit (RFIC) is described. The RFIC includes a switch field effect transistor (FET). The switch FET includes a source region, a drain region, a body region, and a gate region. The RFIC also includes a dynamic bias control circuit. The dynamic bias control circuit includes at least one transistor coupled between the body region and the gate region of the switch FET.

Claims (15)

1. A radio frequency (RF) integrated circuit (RFIC), comprising:

a switch field effect transistor (FET) including a source region, a drain region, a body region, and a gate region; and

a dynamic bias control circuit comprising:

an N-channel metal oxide semiconductor (NMOS) transistor, including an NMOS source terminal coupled to the gate region of the switch FET, an NMOS drain terminal, an NMOS body terminal, and an NMOS gate terminal; and

a P-channel metal oxide semiconductor (PMOS) transistor, including a PMOS source terminal coupled to the body region of the switch FET, a PMOS drain terminal coupled to the NMOS drain terminal, a PMOS body terminal coupled to the NMOS body terminal, and a PMOS gate terminal coupled to the NMOS source terminal and the gate region of the switch FET, in which the NMOS drain terminal is coupled to the PMOS body terminal and the PMOS drain terminal is coupled to the NMOS body terminal, in which the switch FET, the NMOS transistor and the PMOS transistor comprise RF silicon on insulator (SOI) devices.

2. The RFIC of claim 1 , in which the NMOS gate terminal is coupled to the PMOS source terminal and the body region of the switch FET.

3. The RFIC of claim 1 , further comprising a gate resistor coupled to the NMOS source terminal, the PMOS gate terminal, and the gate region of the switch FET.

4. The RFIC of claim 1 , integrated into an RF front end module, the RF front end module incorporated into at least one of a music player, a video player, an entertainment unit, a navigation device, a communications device, a personal digital assistant (PDA), a fixed location data unit, a mobile phone, and a portable computer.

5. A method of constructing a radio frequency (RF) integrated circuit (RFIC) having a switch field effect transistor (FET), comprising:

tying a gate region to a body region of the switch FET; and

forming a dynamic bias control circuit between the gate region and the body region of the switch FET, in which the dynamic bias control circuit comprises at least one transistor between the gate region and the body region of the switch FET, wherein the dynamic bias control circuit comprises:

an N-channel metal oxide semiconductor (NMOS) transistor, including an NMOS source terminal coupled to the gate region of the switch FET, an NMOS drain terminal, an NMOS body terminal, and an NMOS gate terminal; and

a P-channel metal oxide semiconductor (PMOS) transistor, including a PMOS source terminal coupled to the body region of the switch FET, a PMOS drain terminal coupled to the NMOS drain terminal, a PMOS body terminal coupled to the NMOS body terminal, and a PMOS gate terminal coupled to the NMOS source terminal and the gate region of the switch FET, in which the NMOS drain terminal is coupled to the PMOS body terminal and the PMOS drain terminal is coupled to the NMOS body terminal, in which the switch FET, the NMOS transistor and the PMOS transistor comprise RF silicon on insulator (SOI) devices.

6. The method of claim 5 , in which the dynamic bias control circuit further comprises a gate resistor coupled to the NMOS source terminal, the PMOS gate terminal, and the gate region of the switch FET.

7. The method of claim 5 , further comprising integrating the RFIC into an RF front end module, the RF front end module incorporated into at least one of a music player, a video player, an entertainment unit, a navigation device, a communications device, a personal digital assistant (PDA), a fixed location data unit, a mobile phone, and a portable computer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 23, 2023
From: VEDULA, RAVI PRAMOD KUMAR; PAUL, ABHIJEET; JUNG, HYUNCHUL
To: QUALCOMM INCORPORATED
Reel/Frame 063072/0886 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 24, 2022
From: VEDULA, RAVI PRAMOD KUMAR; PAUL, ABHIJEET; JUNG, HYUNCHUL
To: QUALCOMM INCORPORATED
Reel/Frame 061511/0943 →
Continuity (1)
Related Publication 20240063787A1 · Feb 22, 2024
References Cited (17)
US 9800285B2 · Li et al. · 2017 [cited by applicant]
US 10115787B1 · Paul · 2018 [cited by examiner]
US 10475816B2 · Vedula et al. · 2019 [cited by applicant]
US 11139813B1 · Cattaneo et al. · 2021 [cited by applicant]
US 20010023094A1 · D'Arrigo · 2001 [cited by examiner]
US 20020036322A1 · Divakauni · 2002 [cited by examiner]
US 20030190895A1 · Mostov et al. · 2003 [cited by applicant]
US 20080258799A1 · Teraguchi et al. · 2008 [cited by applicant]
US 20140009214A1 · Altunkilic et al. · 2014 [cited by applicant]
US 20200036370A1 · Franck · 2020 [cited by examiner]
US 20240063790A1 · Vedula et al. · 2024 [cited by applicant]
CN 106911326A · 2017 [cited by applicant]
WO 2014011510A2 · 2014 [cited by applicant]
WO 2015179201A1 · 2015 [cited by applicant]
International Search Report and Written Opinion—PCT/US2023/026621—ISA/EPO—Oct. 2, 2023. [cited by applicant]
Niranjan V., et al., “Low Voltage Flipped Voltage Follower Based Current Mirror using DTMOS Technique”, IMPACT-2013, IEEE, Nov. 23, 2013, pp. 250-254, XP032596864, DOI: 10.1109/MSPCT.2013.6782129, p. 251, right-hand col… [cited by applicant]
Xu P., et al., “A Self-Gating RF Energy Harvester for Wireless Power Transfer With High-PAPR Incident Waveform”, IEEE Journal of Solid-state Circuits, USA, vol. 56, No. 6, Mar. 8, 2021, pp. 1816-1826, XP011856415, Doi: … [cited by applicant]