IP Library Granted Patent US 12,463,136
Granted Patent B2
US 12,463,136 · App. 17/936,106 · Granted Nov 4, 2025

Integrated circuit devices including backside power rail and methods of forming the same

Inventors: Myunghoon Jung (Clifton Park, NY); Wonhyuk Hong (Clifton Park, NY); Inchan Hwang (Schenectady, NY); Gunho Jo (Schenectady, NY); Kang-Ill Seo (Albany, NY)
Assignee: Samsung Electronics Co., Ltd.
H01L23/5286H10D30/014H10D30/43H10D30/6729H10D30/6735H10D62/121H10D84/0167H10D84/017H10D84/0186H10D84/0188H10D84/038H10D84/85
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,463,136
App. No.
17/936,106
Granted
Nov 4, 2025
Kind
B2
Abstract

Methods of forming an integrated circuit devices may include providing first and second active regions, an isolation layer, and first and second sacrificial stack structures. The first and second sacrificial stack structures may contact the first and second active regions, and the first and second sacrificial stack structures may each include a channel layer and a sacrificial layer. The methods may also include forming an etch stop layer on the isolation layer, replacing portions of the first and second sacrificial stack structures with first and second source/drain regions, forming a front contact including a front contact plug, forming a back-side insulator, and forming a back contact plug in the isolation layer and the back-side insulator. At least one of a portion of the front contact plug and a portion of the back contact plug may be in the etch stop layer.

Claims (47)

1 . A method of forming an integrated circuit device, the method comprising:

providing a substrate that comprises a front surface and a back surface opposite the front surface, wherein first and second active regions, an isolation layer, and first and second sacrificial stack structures are provided on the front surface of the substrate, and wherein the isolation layer is between the first and second active regions, the first and second sacrificial stack structures respectively contact upper surfaces of the first and second active regions, and the first and second sacrificial stack structures each comprise a channel layer and a sacrificial layer;

forming an etch stop layer on an upper surface of the isolation layer;

replacing portions of the first and second sacrificial stack structures with first and second source/drain regions, respectively;

forming a front contact that contacts the first source/drain region, wherein the front contact comprises a front contact plug that is between the first and second source/drain regions;

forming a back-side insulator on a lower surface of the isolation layer; and

forming a back contact plug that is in the isolation layer and the back-side insulator and contacts a lower surface of the front contact plug,

wherein at least one of a portion of the front contact plug and a portion of the back contact plug is in the etch stop layer.

2 . The method of claim 1 , wherein forming the etch stop layer comprises:

forming a preliminary etch stop layer on the first and second sacrificial stack structures and the isolation layer;

forming a preliminary filler layer on the preliminary etch stop layer;

etching the preliminary filler layer, thereby forming a filler layer between the first and second sacrificial stack structures on the preliminary etch stop layer, wherein a portion of the preliminary etch stop layer and portions of the first and second sacrificial stack structures protrude upwardly beyond an upper surface of the filler layer; and then

etching the preliminary etch stop layer, thereby forming the etch stop layer and exposing side surfaces of the first and second sacrificial stack structures.

3 . The method of claim 1 , wherein forming the front contact comprises:

forming a first insulator on the first and second source/drain regions and the etch stop layer;

etching the first insulator and the etch stop layer, thereby forming a first opening in the first insulator, wherein the first opening exposes the etch stop layer; and

forming the front contact plug in the first opening.

4 . The method of claim 1 , further comprising forming a source/drain contact that contacts the second source/drain region,

wherein forming the front contact and the source/drain contact comprises:

forming a first insulator on the first and second source/drain regions and the etch stop layer;

etching the first insulator and the etch stop layer, thereby forming first and second openings in the first insulator, wherein the first and second openings expose the first and second source/drain regions, respectively, and the first opening further exposes the etch stop layer;

forming a conductive layer in the first and second openings and on the first insulator; and

removing the conductive layer until the first insulator is exposed, thereby forming the front contact in the first opening and forming the source/drain contact in the second opening.

5 . The method of claim 1 , wherein forming the back contact plug comprises:

etching the back-side insulator and the isolation layer, thereby forming a back-side opening that is in the back-side insulator and the isolation layer; and

forming the back contact plug in the back-side opening.

6 . The method of claim 5 , wherein forming the back-side opening comprises etching a portion of the etch stop layer.

7 . The method of claim 1 , further comprising forming a back-side power rail,

wherein forming the back contact plug and the back-side power rail comprises:

etching the back-side insulator and the isolation layer, thereby forming a line-shaped opening in the back-side insulator and forming a back-side opening that is in the back-side insulator and the isolation layer and is between the line-shaped opening and the front contact plug; and

forming a back-side conductive layer in the back-side opening and the line-shaped opening, thereby forming the back contact plug in the back-side opening and forming the back-side power rail in the line-shaped opening.

8 . The method of claim 1 , further comprising, after forming the front contact plug and before forming the back-side insulator, removing a lower portion of the substrate until the lower surface of the isolation layer is exposed.

9 . The method of claim 1 , wherein the portions of the first and second sacrificial stack structures are first portions, and the first and second sacrificial stack structures each further comprise a second portion, and

the method further comprises forming a gate structure crossing over the first and second active regions and the etch stop layer, wherein forming the gate structure comprises replacing the sacrificial layers of the second portions of the first and second sacrificial stack structures with portions of the gate structure.

10 . The method of claim 1 , wherein an uppermost end of the etch stop layer is not farther than the upper surfaces of the first and second active regions from the substrate.

11 . The method of claim 1 , wherein both the portion of the front contact plug and the portion of the back contact plug are in the etch stop layer.

12 . The method of claim 1 , wherein a width of the back contact plug increases with increasing distance from the front contact plug.

13 . A method of forming an integrated circuit device, the method comprising:

providing a substrate on which a front structure is provided, wherein the substrate comprises a front surface and a back surface opposite the front surface, and wherein the front structure comprises first and second active regions protruding from the front surface of the substrate, an isolation layer between the first and second active regions, an etch stop layer on the isolation layer, first and second channel layers respectively on the first and second active regions, first and second source/drain regions respectively on the first and second active regions and respectively contacting the first and second channel layers, and a gate structure crossing over the first and second channel layers and the isolation layer; and

forming a front contact that contacts the first source/drain region;

forming a back-side insulator after forming the front contact, wherein the isolation layer is between the etch stop layer and the back-side insulator; and

forming a back contact plug that is in the isolation layer and the back-side insulator and contacts the front contact.

14 . The method of claim 13 , wherein forming the back contact plug comprises:

etching the back-side insulator and the isolation layer, thereby forming a back-side opening in the back-side insulator and the isolation layer; and

forming the back contact plug in the back-side opening.

15 . The method of claim 13 , wherein at least one of a portion of the front contact and a portion of the back contact plug is in the etch stop layer.

16 . The method of claim 15 , wherein the etch stop layer comprises a portion between the gate structure and the isolation layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 7, 2022
From: JUNG, MYUNGHOON; HONG, WONHYUK; HWANG, INCHAN; JO, GUNHO; SEO, KANG-ILL
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 061346/0064 →
Continuity (2)
Provisional Application 63336335 · Apr 29, 2022
Related Publication 20230352408A1 · Nov 2, 2023
References Cited (27)
US 10636739B2 · Beyne et al. · 2020 [cited by applicant]
US 10879176B2 · Lin et al. · 2020 [cited by applicant]
US 10985064B2 · Zhang · 2021 [cited by examiner]
US 11121086B2 · Hiblot et al. · 2021 [cited by applicant]
US 11195930B1 · Chen et al. · 2021 [cited by applicant]
US 11251308B2 · Liao et al. · 2022 [cited by applicant]
US 11295985B2 · Zhang · 2022 [cited by examiner]
US 12336274B2 · Smith · 2025 [cited by examiner]
US 20200105603A1 · Chang et al. · 2020 [cited by applicant]
US 20200105671A1 · Lai · 2020 [cited by examiner]
US 20200134128A1 · Peng · 2020 [cited by examiner]
US 20200135634A1 · Chiang · 2020 [cited by examiner]
US 20200144260A1 · Do · 2020 [cited by examiner]
US 20210098294A1 · Smith · 2021 [cited by examiner]
US 20210336063A1 · Liao · 2021 [cited by examiner]
US 20210351079A1 · Su · 2021 [cited by examiner]
US 20210375722A1 · Kim et al. · 2021 [cited by applicant]
US 20210399109A1 · Su et al. · 2021 [cited by applicant]
US 20210407900A1 · Yu et al. · 2021 [cited by applicant]
US 20220020666A1 · Van Dal et al. · 2022 [cited by applicant]
US 20220157786A1 · Chuang · 2022 [cited by examiner]
US 20220181197A1 · Tao · 2022 [cited by examiner]
US 20230073924A1 · Xie · 2023 [cited by examiner]
US 20230132353A1 · Xie · 2023 [cited by examiner]
US 20230170395A1 · Xie · 2023 [cited by examiner]
US 20230178433A1 · Xie · 2023 [cited by examiner]
Extended European Search Report corresponding to EP 23169854.9; dated Oct. 9, 2023 (7 pages). [cited by applicant]