IP Library Granted Patent US 12,581,979
Granted Patent B2
US 12,581,979 · App. 18/021,813 · Granted Mar 17, 2026

Substrate and preparation method thereof, integrated passive device, and electronic apparatus

Inventors: Yifan Wu (Beijing, CN); Yue Li (Beijing, CN); Yuelei Xiao (Beijing, CN); Kidong Han (Beijing, CN); Qichang An (Beijing, CN); Yulin Feng (Beijing, CN); Xue Cao (Beijing, CN); Wenbo Chang (Beijing, CN); Yi Zhou (Beijing, CN); Lihui Wang (Beijing, CN); Qiuxu Wei (Beijing, CN); Feng Qu (Beijing, CN)
Assignees: Beijing BOE Optoelectronics Technology Co., Ltd.; BOE Technology Group Co., Ltd.
H01L23/15H01L21/28506H01L21/486H01L21/6835H01L23/49838H01L23/645H01L2221/68345
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,581,979
App. No.
18/021,813
Granted
Mar 17, 2026
Kind
B2
Abstract

Provided are a substrate, a method for preparing the substrate, an integrated passive device, and an electronic apparatus. The method for preparing the substrate includes: providing a base substrate including at least one blind via, wherein the base substrate includes a first surface and a second surface disposed oppositely, a blind via extends from a first surface side to interior of the base substrate, and an aperture of the blind via gradually decreases in a direction from the first surface to the second surface; forming a connection electrode in the blind via; thinning the base substrate along a direction from the second surface to the first surface, wherein the blind via on the thinned base substrate forms a via hole penetrating the base substrate.

Claims (25)

1 . A method for preparing a substrate, comprising:

providing a base substrate comprising at least one blind via, wherein the base substrate comprises a first surface and a second surface disposed oppositely, a blind via extends from the first surface to interior of the base substrate, an aperture of the blind via gradually decreases in a direction from the first surface to the second surface;

forming a connection electrode in the blind via; and

thinning the base substrate along a direction from the second surface to the first surface, wherein the blind via on the base substrate after thinning is performed forms a via hole penetrating the base substrate;

wherein the thinning the base substrate along a direction from the second surface to the first surface comprises:

bonding a temporary carrier on the first surface of the base substrate, and thinning the base substrate along the direction from the second surface to the first surface; and

polishing a thinned side of the base substrate by adopting a chemical physical polishing process;

wherein before the bonding a temporary carrier on the first surface of the base substrate, the method further comprises: forming a front conductive film layer on the first surface of the base substrate;

the bonding a temporary carrier on the first surface of the base substrate comprises: bonding the temporary carrier on the front conductive film layer on the first surface of the base substrate;

after the polishing a thinned side of the base substrate by adopting a chemical physical polishing process, the method further comprises: forming a back conductive film layer on a polished surface of the base substrate; and removing the temporary carrier;

wherein the front conductive film layer and the back conductive film layer are electrically connected through the connection electrode.

2 . The method according to claim 1 , wherein the forming a connection electrode in the blind via comprises:

depositing a conductive thin film on the first surface of the base substrate, to enable the conductive thin film to be formed on the first surface and a blind via wall, wherein the conductive thin film serves as a seed layer;

forming an electroplated layer on the conductive thin film;

removing a conductive thin film and an electroplated layer located on the first surface, and retaining a seed layer and an electroplated layer located in the blind via, wherein the electroplated layer located in the blind via is the connection electrode.

3 . The method according to claim 2 , wherein the depositing a conductive thin film on the first surface of the base substrate comprises: depositing the conductive thin film on the first surface of the base substrate by adopting a magnetron sputtering process.

4 . The method according to claim 2 , wherein the removing a conductive thin film and an electroplated layer located on the first surface comprises: removing the conductive thin film and the electroplated layer on the first surface of the base substrate by adopting a chemical physical polishing process.

5 . The method according to claim 1 , wherein the provided base substrate comprising at least one blind via has a thickness of 400 microns to 800 microns, a depth of the blind via is 100 microns to 300 microns, a thickness of the thinned base substrate is 100 microns to 300 microns, and an aperture size of the blind via is less than 150 microns.

6 . The method according to claim 1 , wherein before the providing a base substrate comprising at least one blind via, the method further comprises:

forming the at least one blind via on the first surface of the base substrate by laser modification and wet etching.

7 . The method according to claim 1 , wherein a material of the base substrate is glass.

8 . A substrate prepared using the method according to claim 1 , comprising: the base substrate comprising the first surface and the second surface disposed oppositely; wherein the via hole is provided on the base substrate, and the connection electrode is provided in the via hole.

9 . The substrate according to claim 8 , wherein a minimum aperture size of the via hole is 20 microns to 50 microns, and a maximum aperture size of the via hole is 40 microns to 60 microns.

10 . An integrated passive device, comprising the substrate according to claim 8 .

11 . An electronic apparatus, comprising the integrated passive device according to claim 10 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 3, 2023
From: WU, YIFAN; LI, YUE; XIAO, YUELEI; HAN, KIDONG; AN, QICHANG; FENG, YULIN; CAO, XUE; CHANG, WENBO; ZHOU, YI; WANG, LIHUI; WEI, QIUXU; QU, FENG
To: BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 062942/0453 →
Continuity (1)
Related Publication 20240266235A1 · Aug 8, 2024
References Cited (31)
US 5231751A · Sachdev · 1993 [cited by examiner]
US 6400172B1 · Akram · 2002 [cited by examiner]
US 7211899B2 · Taniguchi · 2007 [cited by examiner]
US 7217890B2 · Suemasu · 2007 [cited by examiner]
US 7284323B2 · Cheng · 2007 [cited by examiner]
US 7545017B2 · Lee · 2009 [cited by examiner]
US 7560371B2 · Dando · 2009 [cited by examiner]
US 7786390B2 · Ikeda · 2010 [cited by examiner]
US 8338957B2 · Nilsson · 2012 [cited by examiner]
US 8379356B2 · Tang · 2013 [cited by examiner]
US 8431833B2 · Kajihara · 2013 [cited by examiner]
US 8586465B2 · Liu · 2013 [cited by examiner]
US 8925192B2 · Noda · 2015 [cited by examiner]
US 9042113B2 · Kim · 2015 [cited by examiner]
US 9049808B2 · Takada · 2015 [cited by examiner]
US 9420708B2 · Hibino · 2016 [cited by examiner]
US 9484259B2 · Lin · 2016 [cited by examiner]
US 9516753B2 · Hara · 2016 [cited by examiner]
US 10304757B2 · Yoon · 2019 [cited by examiner]
US 11452212B2 · Tuominen · 2022 [cited by examiner]
US 20040041260A1 · Wood et al. · 2004 [cited by applicant]
US 20050277293A1 · Kim et al. · 2005 [cited by applicant]
US 20070045779A1 · Hiatt · 2007 [cited by applicant]
US 20070045836A1 · Kwon et al. · 2007 [cited by applicant]
US 20080079121A1 · Han · 2008 [cited by applicant]
US 20080303163A1 · Liu et al. · 2008 [cited by applicant]
US 20120097319A1 · Maeda · 2012 [cited by examiner]
US 20140097013A1 · Hara et al. · 2014 [cited by applicant]
US 20230192535A1 · Ambrosius · 2023 [cited by examiner]
CN 106409758A · 2017 [cited by applicant]
JP 201646267A · 2016 [cited by applicant]