IP Library Granted Patent US 10,304,757
Granted Patent B2
US 10,304,757 · App. 15/573,955 · Granted May 28, 2019

Sensor packaging using a low-temperature through-silicon via (TSV) technology and method for manufacturing the same

Inventor: Sang Won Yoon (Seoul, KR)
Assignee: Industry-University Cooperation Foundation Hanyang University
H01L23/481H01L21/02118H01L21/3065H01L21/6835H01L21/76831H01L21/76871H01L21/76877H01L21/76898H01L23/00H01L23/48G01D11/26H01L21/3212H01L21/7684H01L2221/68359
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,304,757
App. No.
15/573,955
Granted
May 28, 2019
Kind
B2
Abstract

A method for manufacturing a sensor packaging according to an exemplary embodiment of the present disclosure includes: forming a via hole penetrating a main substrate by etching each of both surfaces of the main substrate; forming an insulating layer on a wall surface of the via hole and the both surfaces of the main substrate; combining a sub-substrate on which a metallic seed layer and a bonding layer having a pattern for exposing a part of the seed layer are laminated with the main substrate; forming a filling layer configured to cover an upper surface of the main substrate by filling metal in the via hole; and removing the sub-substrate from the main substrate.

Claims (20)

1. A method for manufacturing a sensor packaging, the method comprising:

forming a via hole penetrating a main substrate by etching each of both surfaces of the main substrate;

forming an insulating layer on a wall surface of the via hole and the both surfaces of the main substrate;

combining a sub-substrate on which a metallic seed layer and a bonding layer having a pattern for exposing a part of the seed layer are laminated with the main substrate;

forming a filling layer configured to cover an upper surface of the main substrate by filling metal in the via hole; and

removing the sub-substrate from the main substrate.

2. The method for manufacturing a sensor packaging of claim 1 , wherein the forming of a via hole includes:

forming the via hole by performing Deep Reactive Ion Etching (DRIE) to each of an upper surface and a lower surface of the main substrate.

3. The method for manufacturing a sensor packaging of claim 1 , wherein the wall surface of the via hole is formed as a bent slanted surface.

4. The method for manufacturing a sensor packaging of claim 1 , wherein the forming of an insulating layer includes:

forming the insulating layer using a polymer which is available for deposition at room temperature.

5. The method for manufacturing a sensor packaging of claim 4 , wherein the polymer includes parylene.

6. The method for manufacturing a sensor packaging of claim 1 , wherein the combining of a sub-substrate with the main substrate includes:

preparing the sub-substrate on which the seed layer is deposited in advance;

forming the bonding layer on the seed layer of the sub-substrate;

forming the pattern by etching a part of the bonding layer; and

combining the sub-substrate with the main substrate by aligning and bonding the bonding layer of the sub-substrate and the insulating layer of the main substrate such that the pattern matches with the via hole.

7. The method for manufacturing a sensor packaging of claim 6 , wherein the bonding layer is formed of a polymer including at least one of parylene, polydimethylsiloxane (PDMS), polymethyl methacrylate (PMMA), SU8, photoresist, and the like.

8. The method for manufacturing a sensor packaging of claim 6 , wherein the pattern is formed after or at the same time when the bonding layer is deposited on the seed layer.

9. The method for manufacturing a sensor packaging of claim 1 , wherein the main substrate includes a silicon wafer, and the sub-substrate includes a handle wafer or a handle tape.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 14, 2017
From: YOON, SANG WON
To: INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITY
Reel/Frame 044122/0198 →
Priority Claims (1)
KR 10-2015-0067630 · May 14, 2015 · national
Continuity (1)
Related Publication 20180294209A1 · Oct 11, 2018
Cited By (1)
US 12,581,979