IP Library Granted Patent US 12,548,142
Granted Patent B2
US 12,548,142 · App. 18/068,944 · Granted Feb 10, 2026

Machine learning techniques for wafer defect map classification

Inventors: Francesco Rundo (Gravina di Catania, IT); Salvatore Coffa (Milan, IT); Riccardo Emanuele Sarpietro (Paternò, IT); Concetto Spampinato (Catania, IT); Paola Carmelina Giuffre′ (Valverde, IT); Giuseppe Randazzo (Catania, IT); Marco Stefano Scroppo (Catania, IT); Daniele Riccardo Vinciguerra (Catania, IT)
Assignee: STMicroelectronics International N.V.
G06T7/001G06V10/761G06V10/762G06V10/764G06V10/7715G06V20/70G06T2207/20081G06T2207/20084G06T2207/30148G06V10/774G06V10/82
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,548,142
App. No.
18/068,944
Granted
Feb 10, 2026
Kind
B2
Abstract

Various embodiments of the present disclosure provide methods, apparatus, systems, computing devices, computing entities for generating classification predictions for wafer defect maps. Reduced feature data may be generated, using a non-linear dimensionality reduction machine learning model and based at least in part on vector representations for a set of wafer defect map images. One or more wafer defect pattern clusters may be generated, using a density-based clustering machine learning model and based at least in part on the reduced feature data. Each wafer defect map image may be associated with a particular wafer defect pattern cluster of the one or more wafer defect pattern clusters. A classification prediction may be generated for each wafer defect map image based at least in part on the particular wafer defect pattern cluster associated with the respective wafer defect map image.

Claims (50)

1 . A device, comprising:

one or more processors; and

an unsupervised classification circuitry, configured to execute one or more instructions to:

generate, using a non-linear dimensionality reduction machine learning model and based at least in part on vector representations for a set of wafer defect map images, reduced feature data, wherein the reduced feature data comprises feature data for the set of wafer defect map images in a reduced dimensionality space;

generate, using a density-based clustering machine learning model and based at least in part on the reduced feature data, one or more wafer defect pattern clusters, wherein each wafer defect map image is associated with a particular wafer defect pattern cluster of the one or more wafer defect pattern clusters;

generate a classification prediction for each wafer defect map image based at least in part on the particular wafer defect pattern cluster associated with the respective wafer defect map image;

identify a cluster representative for each wafer defect pattern cluster of the one or more wafer defect pattern clusters; and

for each cluster representative:

generate, based at least in part on a set of candidate class representatives, one or more pattern similarity scores, wherein:

each pattern similarity score corresponds to a representative pair of one or more representative pairs, and

each representative pair comprises the cluster representative and a particular candidate class representative from the set of candidate class representatives; and

update based at least in part on association of each pattern similarity score with a non-qualifying pattern similarity score, a wafer defect pattern class corpus.

2 . The device of claim 1 , wherein the set of wafer defect map images comprise preprocessed wafer defect map images.

3 . The device of claim 2 , wherein the unsupervised classification circuitry, is configured to execute the one or more instructions to generate the preprocessed wafer defect map images by (i) reducing a spatial dimension for each wafer defect map image in the set of wafer defect map images, and (ii) performing one or more filtering operations to remove non-qualifying wafer defect map images from the set of wafer defect map images.

4 . The device of claim 1 , wherein the unsupervised classification circuitry is configured to execute the one or more instructions to generate the vector representations for the set of wafer defect map images based at least in part by performing a flattening operation on each wafer defect map image in the set of wafer defect map images.

5 . The device of claim 1 , wherein:

the non-linear dimensionality reduction machine learning model is a Uniform Manifold Approximation and Projection machine learning model; and

the unsupervised classification circuitry is configured to execute the one or more instructions to generate the reduced feature data by performing Uniform Manifold Approximation and Projection on the vector representations for the set of wafer defect map images.

6 . The device of claim 1 , wherein:

the density-based clustering machine learning model is a Hierarchical Density-Based Spatial Clustering of Applications with Noise (HDBSCAN) machine learning model.

7 . The device of claim 1 , wherein the unsupervised classification circuitry is configured to execute the one or more instructions to generate the classification prediction for each wafer defect map image by (i) assigning a label to each wafer defect pattern cluster, and (ii) associating the respective wafer defect map image with the label for the wafer defect pattern cluster associated with the respective wafer defect map.

8 . The device of claim 1 , wherein the unsupervised classification circuitry is configured to execute the one or more instructions to update the wafer defect pattern class corpus by updating a wafer defect pattern class database.

9 . The device of claim 1 , further comprising:

a supervised classification circuitry, configured to execute one or more instructions to:

train, based at least in part on the updated wafer defect pattern class corpus, a convolutional neural network machine learning model configured to generate classification predictions for wafer defect maps.

10 . A system, comprising:

one or more memories; and

an unsupervised classification circuitry, configured to execute one or more instructions to:

generate, using a non-linear dimensionality reduction machine learning model and based at least in part on vector representations for a set of wafer defect map images, reduced feature data, wherein the reduced feature data comprises feature data for the set of wafer defect map images in a reduced dimensionality space;

generate, using a density-based clustering machine learning model and based at least in part on the reduced feature data, one or more wafer defect pattern clusters, wherein each wafer defect map image is associated with a particular wafer defect pattern cluster of the one or more wafer defect pattern clusters;

generate a classification prediction for each wafer defect map image based at least in part on the particular wafer defect pattern cluster associated with the respective wafer defect map image;

identify a cluster representative for each wafer defect pattern cluster of the one or more wafer defect pattern clusters; and

for each cluster representative:

generate, based at least in part on a set of candidate class representatives, one or more pattern similarity scores, wherein:

each pattern similarity score corresponds to a representative pair of one or more representative pairs, and

each representative pair comprises the cluster representative and a particular candidate class representative from the set of candidate class representatives; and

update based at least in part on association of each pattern similarity score with a non-qualifying pattern similarity score, a wafer defect pattern class corpus.

11 . The system of claim 10 , wherein the set of wafer defect map images comprises preprocessed wafer defect map images.

12 . The system of claim 11 , wherein the unsupervised classification circuitry, is configured to execute the one or more instructions to generate the preprocessed wafer defect map images by: (i) reducing a spatial dimension for each wafer defect map image in the set of wafer defect map images, and (ii) performing one or more filtering operations to remove non-qualifying wafer defect map images from the set of wafer defect map images.

13 . The system of claim 10 , wherein the unsupervised classification circuitry is configured to execute one or more instructions to generate the vector representations for the set of wafer defect map images based at least in part by performing a flattening operation on each wafer defect map image in the set of wafer defect map images.

14 . The system of claim 10 , wherein:

the non-linear dimensionality reduction machine learning model is a Uniform Manifold Approximation and Projection machine learning model; and

the unsupervised classification circuitry is configured to execute the one or more instructions to generate the reduced feature data by performing Uniform Manifold Approximation and Projection on the vector representations for the set of wafer defect map images.

15 . The system of claim 10 , wherein:

the density-based clustering machine learning model is a Hierarchical Density-Based Spatial Clustering of Applications with Noise (HDBSCAN) machine learning model.

16 . The system of claim 10 , wherein the unsupervised classification circuitry is configured to execute the one or more instructions to generate the classification prediction for each wafer defect map image by (i) assigning a label to each wafer defect pattern cluster, and (ii) associating the respective wafer defect map image with the label for the wafer defect pattern cluster associated with the respective wafer defect map.

17 . The system of claim 10 , wherein the unsupervised classification circuitry is configured to execute the one or more instructions to update the wafer defect pattern class corpus by updating a wafer defect pattern class database.

18 . The system of claim 10 , further comprising:

a supervised classification circuitry, configured to execute one or more instructions to:

train, based at least in part on the updated wafer defect pattern class corpus, a convolutional neural network machine learning model configured to generate classification predictions for wafer defect maps.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 17, 2024
From: STMICROELECTRONICS S.R.L.
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 069180/0793 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 16, 2023
From: UNIVERSITA' DEGLI STUDI DI CATANIA
To: STMICROELECTRONICS S.R.L.
Reel/Frame 063652/0812 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 20, 2022
From: RUNDO, FRANCESCO; COFFA, SALVATORE; SARPIETRO, RICCARDO EMANUELE; GIUFFRE', PAOLA CARMELINA; RANDAZZO, GIUSEPPE; SCROPPO, MARCO STEFANO; VINCIGUERRA, DANIELE RICCARDO
To: STMICROELECTRONICS S.R.L.
Reel/Frame 062164/0244 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 20, 2022
From: SPAMPINATO, CONCETTO
To: UNIVERSITA' DEGLI STUDI DI CATANIA - DIPARTIMENTO DI INGEGNERIA ELETTRICA ELETTRONICA E INFORMATICA (DIEEI)
Reel/Frame 062164/0438 →
Continuity (1)
Related Publication 20240202908A1 · Jun 20, 2024
References Cited (16)
US 10922807B2 · Moioli et al. · 2021 [cited by applicant]
US 20210209410A1 · Pan · 2021 [cited by examiner]
US 20220253641A1 · Chung · 2022 [cited by examiner]
US 20230316103A1 · Bastani · 2023 [cited by examiner]
US 20240294465A1 · Burgstaller · 2024 [cited by examiner]
Li, K. S. M., Jiang, X. H., Chen, L. L. Y., Wang, S. J., Huang, A. Y. A., Chen, J. E., . . . & Hsu, C. L. (2022). Wafer defect pattern labeling and recognition using semi-supervised learning. IEEE Transactions on Semico… [cited by examiner]
Shan, C., Wahba, A., Wang, L. C., & Sumikawa, N. (Nov. 2019). Deploying a machine learning solution as a surrogate. In 2019 IEEE International Test Conference (ITC) (pp. 1-10). IEEE. (Year: 2019). [cited by examiner]
Bruno, G., Vinciguerra, D., & Gallo, G. (2022). Semisupervised Classification of Anomalies Signatures in Electrical Wafer Sorting ( EWS) Maps. (Year: 2020). [cited by examiner]
Sarpietro et al., “Explainable Deep Learning System for Advanced Silicon and Silicon Carbide Electrical Wafer Defect Map Assessment,” IEEE Access, 99102-99128, vol. 10, (Sep. 2022). [cited by applicant]
Sarpietro, “Beyond Wafer Maps: an Artificial Intelligence tool for supervised and unsupervised pattern recognition,” Master Thesis, University of Catania, Department of Economics and Business, Academic Year 2020-2021. [cited by applicant]
Viagrande et al., “Semisupervised Classification of Anomalies Signatures in Electrical Wafer Sorting (EWS) Maps,” In Proceedings of the 15th International Joint Conference on Computer Vision, Imaging and Computer Graphi… [cited by applicant]
Huang et al., “TestDNA: Novel Wafer Defect Signature for Diagnosis and Yield Learning,” 2019 IEEE International Test Conference (ITC), 2019, pp. 1-6, doi: 10.1109/ITC44170.2019.9000166. [cited by applicant]
Li et al., “TestDNA: Novel Wafer Defect Signature for Diagnosis and Pattern Recognition,” in IEEE Transactions on Semiconductor Manufacturing, vol. 33, No. 3, pp. 383-390, Aug. 2020, doi: 10.1109/TSM.2020.2992927. [cited by applicant]
Ji et al., “Using GAN to Improve CNN Performance of Wafer Map Defect Type Classification : Yield Enhancement,” 2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC), 2020, pp. 1-6, doi: 10.1109/AS… [cited by applicant]
Shen et al., “Wafer Map Defect Recognition Based on Deep Transfer Learning,” 2019 IEEE International Conference on Industrial Engineering and Engineering Management (IEEM), 2019, pp. 1568-1572, doi: 10.1109/IEEM44572.20… [cited by applicant]
Li et al., “Automatic Inspection for Wafer Defect Pattern Recognition with Unsupervised Clustering,” 2021 IEEE European Test Symposium (ETS), 2021, pp. 1-2, doi: 10.1109/ETS50041.2021.9465457. [cited by applicant]