IP Library › Granted Patent US 12,197,134
Granted Patent B2
US 12,197,134 · App. 18/090,750 · Granted Jan 14, 2025

Apparatus and method for process-window characterization

Inventors: Te-Sheng Wang (San Jose, CA); Xiang Wan (San Jose, CA)
Assignee: ASML NETHERLANDS B.V.
G03F7/705G03F7/70558G03F7/70616G03F7/70625G03F7/70641
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,197,134
App. No.
18/090,750
Granted
Jan 14, 2025
Kind
B2
Abstract

A process of characterizing a process window of a patterning process, the process including: obtaining a set of inspection locations for a pattern, the pattern defining features to be applied to a substrate with a patterning process, the set of inspection locations corresponding to a set of the features, the set of features being selected from among the features according to sensitivity of the respective features to variation in one or more process characteristics of the patterning process; patterning one or more substrates under varying process characteristics of the patterning process; and determining, for each of the variations in the process characteristics, whether at least some of the set of features yielded unacceptable patterned structures on the one or more substrates at corresponding inspection locations.

Claims (53)

1. A method comprising:

computationally analyzing a design layout of a pattern, the pattern defining features to be applied to a substrate with a patterning process, to identify a subset of features from among the features, the subset of features being selected from among the features based on an overlay value with another feature of the substrate;

obtaining a set of inspection locations corresponding to the subset of the features;

obtaining inspection results, from the set of inspection locations, of one or more substrates patterned under variations of one or more process characteristics of the patterning process; and

determining, based primarily or exclusively on the inspection results, a process window for the patterning process.

2. The method of claim 1 , wherein the computationally analyzing the design layout of the pattern comprises:

simulating, with one or more computers, the patterning process with a plurality of different simulations, each under different process characteristics;

for each of the different simulations, detecting features that the result of the respective simulation indicates are unacceptable in in terms of overlay; and

selecting the subset of the features based on the detected features.

3. The method of claim 2 , wherein simulating comprises:

obtaining a design layout of a reticle corresponding to the pattern;

obtaining parameters of a lithographic apparatus;

selecting a set of the process characteristics of the patterning process to simulate; and

estimating, with one or more computers, dimensions of a patterned structure on a substrate under the selected set of process characteristics with a lithographic apparatus having the obtained parameters.

4. The method of claim 1 , wherein the determining the process window comprises determining the process window for at least some of the varied process characteristics based on a determination of whether at least some of the subset of the features yielded unacceptable patterned structures on the one or more substrates.

5. The method of claim 1 , wherein the obtaining inspection results comprises measuring the at least some of the subset of features at the respective locations with an electron-beam inspection tool.

6. The method of claim 1 , wherein different inspection locations are specified for different exposure fields based on process conditions corresponding to the respective exposure fields.

7. The method of claim 1 , further comprising:

ranking the features based on sensitivity to variations in one or more process characteristics; and

selecting the subset of features based on the ranking.

8. The method of claim 1 , comprising specifying an inspection metric based on sensitivity of at least some of the features to variation in a process characteristic.

9. The method of claim 1 , comprising:

determining ranges of the process characteristics that produce acceptable results; and

monitoring a patterning process by sensing whether the patterning process remains within ranges of the process characteristics.

10. Non-transitory machine-readable media storing instructions that, when executed by a data processing apparatus, are configured to cause the data processing apparatus to cause performance of at least the method of claim 1 .

11. A method comprising:

computationally analyzing a design layout of a pattern, the pattern defining features to be applied to a substrate with a patterning process, to identify a set of inspection locations corresponding to a subset of the features, the subset of features being selected as those satisfying or not satisfying a rule relating to overlay between a respective feature of the features and another feature; and

determining, based primarily or exclusively on inspection results made at the inspection locations of one or more substrates patterned under variations of one or more process characteristics of the patterning process, a process window for the patterning process.

12. The method of claim 11 , wherein the computationally analyzing the design layout of the pattern comprises:

simulating, with one or more computers, the patterning process with a plurality of different simulations, each under different process characteristics;

for each of the different simulations, detecting features that the result of the respective simulation indicates as satisfying or not satisfying the rule; and

selecting the subset of the features based on the detected features.

13. The method of claim 11 , further comprising:

ranking the features based on sensitivity to variations in one or more process characteristics; and

selecting the subset of features based on the ranking.

14. The method of claim 11 , comprising:

determining ranges of the process characteristics that produce acceptable results; and

monitoring a patterning process by sensing whether the patterning process remains within ranges of the process characteristics.

15. Non-transitory machine-readable media storing instructions that, when executed by a data processing apparatus, are configured to cause the data processing apparatus to cause performance of at least the method of claim 11 .

16. The method of claim 11 , further comprising:

ranking the features based on sensitivity to variations in one or more process characteristics; and

selecting the subset of features based on the ranking.

17. Non-transitory machine-readable media storing instructions that, when executed by a data processing apparatus, are configured to cause the data processing apparatus to cause performance of at least the method of claim 11 .

18. A method comprising:

computationally analyzing a design layout of a pattern to be applied to a substrate with a patterning process, to identify a set of inspection locations corresponding to a subset of features of the pattern that are sensitive to being defective based on analysis relating to overlay between a respective feature of the features and another feature; and

determining, based primarily or exclusively on inspection results made at the inspection locations of one or more substrates patterned under variations of one or more process characteristics of the patterning process, a process window for the patterning process.

19. The method of claim 18 , wherein the computationally analyzing the design layout of the pattern comprises:

simulating, with one or more computers, the patterning process with a plurality of different simulations, each under different process characteristics;

for each of the different simulations, detecting features that the result of the respective simulation indicates as sensitive to being defective based on analysis relating to overlay between a respective feature of the features and another feature; and

selecting the subset of the features based on the detected features.

20. The method of claim 19 , comprising:

determining ranges of the process characteristics that produce acceptable results; and

monitoring a patterning process by sensing whether the patterning process remains within ranges of the process characteristics.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 29, 2022
From: WANG, TE-SHENG; WAN, XIANG
To: ASML NETHERLANDS B.V.
Reel/Frame 062236/0464 →
Continuity (5)
Continuation 16875643 · May 15, 2020
Continuation 16061501 · Jun 12, 2018
Continuation PCTEP2016080266 · Dec 8, 2016
Provisional Application 62270953 · Dec 22, 2015
Related Publication 20230133487A1 · May 4, 2023
References Cited (49)
US 5229872A · Mumola · 1993 [cited by applicant]
US 5296891A · Vogt et al. · 1994 [cited by applicant]
US 5523193A · Nelson · 1996 [cited by applicant]
US 5965306A · Mansfield et al. · 1999 [cited by applicant]
US 6046792A · Van Der Werf et al. · 2000 [cited by applicant]
US 7587704B2 · Ye et al. · 2009 [cited by applicant]
US 7760929B2 · Orbon et al. · 2010 [cited by applicant]
US 7932004B1 · Xiong et al. · 2011 [cited by applicant]
US 7962004B2 · Kaneko et al. · 2011 [cited by applicant]
US 8150140B2 · Kitamura et al. · 2012 [cited by applicant]
US 8189195B2 · Den Boef et al. · 2012 [cited by applicant]
US 9401014B2 · Zafar et al. · 2016 [cited by applicant]
US 9418199B2 · Hu et al. · 2016 [cited by applicant]
US 10133263B1 · Yong · 2018 [cited by applicant]
US 11403564B2 · Chiang et al. · 2022 [cited by applicant]
US 20050076322A1 · Ye · 2005 [cited by applicant]
US 20070031745A1 · Ye et al. · 2007 [cited by applicant]
US 20070052963A1 · Orbon et al. · 2007 [cited by applicant]
US 20080167829A1 · Park et al. · 2008 [cited by applicant]
US 20080279442A1 · Den Boef et al. · 2008 [cited by applicant]
US 20090157360A1 · Ye et al. · 2009 [cited by applicant]
US 20100215247A1 · Kitamura et al. · 2010 [cited by applicant]
US 20110099526A1 · Liu · 2011 [cited by applicant]
US 20110276935A1 · Fouquet et al. · 2011 [cited by applicant]
US 20110286656A1 · Kulkarni et al. · 2011 [cited by applicant]
US 20120216169A1 · Park et al. · 2012 [cited by applicant]
US 20120308112A1 · Hu et al. · 2012 [cited by applicant]
US 20130179847A1 · Hansen · 2013 [cited by applicant]
US 20140153814A1 · Lin et al. · 2014 [cited by applicant]
US 20140208278A1 · Cao et al. · 2014 [cited by applicant]
US 20150005917A1 · Yiin et al. · 2015 [cited by applicant]
US 20150045935A1 · Cao et al. · 2015 [cited by applicant]
US 20150069232A1 · Lin et al. · 2015 [cited by applicant]
US 20150154746A1 · Zafar et al. · 2015 [cited by applicant]
US 20150227654A1 · Hunsche et al. · 2015 [cited by applicant]
US 20150356233A1 · Fouquet et al. · 2015 [cited by applicant]
US 20160116420A1 · Duffy et al. · 2016 [cited by applicant]
US 20160217240A1 · Lin et al. · 2016 [cited by applicant]
US 20160274036A1 · Plihal · 2016 [cited by applicant]
US 20160284579A1 · Kaizerman · 2016 [cited by applicant]
CN 104730858 · 2015 [cited by applicant]
WO 2007120279 · 2007 [cited by applicant]
WO 2015189026 · 2015 [cited by applicant]
WO 2016149287 · 2016 [cited by applicant]
Office Action issued in corresponding Chinese Patent Application No. 202010981365.2 dated Nov. 18, 2022. [cited by applicant]
International Search Report issued in corresponding International Application No. PCT/EP2016/080266 dated Feb. 27, 2017. [cited by applicant]
Office Action dated Nov. 20, 2019 issued in corresponding Chinese Patent Application No. 201680082380.5 with English translation. [cited by applicant]
Halder, S. et al.: “Inspection Challenges for Triple Patterning at Sub-14 nm nodes with Broadband Plasma Inspection Platforms”, 26th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC), NY, USA, pp. 19-22… [cited by applicant]
Sah, K. et al.: “Process Window Discovery, Expansion and Control of Design Hotspots Susceptible to Overlay Failures”, 28th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC), NY, USA, pp. 415-420 (2017). [cited by applicant]