IP Library › Granted Patent US 12,514,006
Granted Patent B2
US 12,514,006 · App. 18/106,764 · Granted Dec 30, 2025

Image sensors

Inventors: Eunsub Shim (Suwon-si, KR); Younggu Jin (Suwon-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H10F39/18H10F39/8027H10F39/80373H10F39/80377H10F39/807H10F39/811H10F39/199H10F39/8037H10F39/8053H10F39/812
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,514,006
App. No.
18/106,764
Granted
Dec 30, 2025
Kind
B2
Abstract

An image sensor is provided. The image sensor includes: a semiconductor substrate including a photoelectric conversion region; a buried transmission gate electrode provided in a transmission gate trench; a fin-type active region provided between a first trench and a second trench which extend into the semiconductor substrate, wherein the fin-type active region includes a first source/drain region, a second source/drain region, and a channel region provided between the first and second source/drain regions; and a first gate electrode covering a top surface and both sidewalls of the fin-type active region, and inner walls of the first trench and the second trench. The channel region, the first source/drain region and the second source/drain region each have a first conductivity type. The photoelectric conversion region and the fin-type active region overlap along a vertical direction.

Claims (60)

1 . An image sensor comprising:

a semiconductor substrate comprising a first surface, a second surface opposite to the first surface, and a photoelectric conversion region provided between the first surface and the second surface;

a buried transmission gate electrode provided in a transmission gate trench which extends into the semiconductor substrate from the first surface of the semiconductor substrate;

a fin-type active region provided between a first trench and a second trench which extend from the first surface of the semiconductor substrate into the semiconductor substrate, wherein the fin-type active region comprises a first source/drain region, a second source/drain region, and a channel region provided between the first source/drain region and the second source/drain region; and

a first gate electrode covering a top surface and both sidewalls of the fin-type active region, and inner walls of the first trench and the second trench,

wherein the channel region, the first source/drain region and the second source/drain region each have a first conductivity type, and

wherein the photoelectric conversion region and the fin-type active region overlap along a direction perpendicular to the first surface of the semiconductor substrate.

2 . The image sensor of claim 1 , wherein the first gate electrode comprises:

a first vertical portion provided in the first trench and on a first sidewall of the fin-type active region;

a second vertical portion provided in the second trench and on a second sidewall of the fin-type active region; and

a horizontal portion provided on the top surface of the fin-type active region and integrally connected to the first vertical portion and the second vertical portion.

3 . The image sensor of claim 1 , wherein the first conductivity type is an n-type conductivity type, and

wherein the photoelectric conversion region comprises an n-type impurity.

4 . The image sensor of claim 3 , further comprising:

a lower barrier region provided between a bottom of the fin-type active region and the photoelectric conversion region; and

a lateral barrier region surrounding the fin-type active region,

wherein the lower barrier region comprises a p-type impurity, and the lateral barrier region comprises a p-type impurity or an insulation layer.

5 . The image sensor of claim 4 , further comprising a pixel device isolation layer provided in a pixel trench of the semiconductor substrate and defining a plurality of pixels in the semiconductor substrate,

wherein the lateral barrier region and the lower barrier region are in contact with the pixel device isolation layer.

6 . The image sensor of claim 1 , further comprising:

a gate insulation layer provided between the first gate electrode and the fin-type active region and conformally provided on an inner wall of the first trench and on an inner wall of the second trench;

a lower barrier region provided between a bottom of the fin-type active region and the photoelectric conversion region; and

a lower insulation layer provided in a bottom hole provided between a bottom of the first trench and the lower barrier region and between a bottom of the second trench and the lower barrier region.

7 . The image sensor of claim 6 , wherein the lower insulation layer protrudes outward with respect to sidewalls of the first trench and sidewalls of the second trench, and

wherein the bottom of the first trench and the bottom of the second trench are in contact with the lower insulation layer.

8 . The image sensor of claim 7 , wherein a first portion of the gate insulation layer provided on the bottom of the first trench and a second portion of the gate insulation layer provided on the bottom of the second trench are connected to a top surface of the lower insulation layer.

9 . The image sensor of claim 6 , further comprising a lateral barrier region surrounding the fin-type active region, the first trench, and the second trench,

wherein a bottom of the lateral barrier region is in contact with a top surface of the lower insulation layer.

10 . The image sensor of claim 1 , wherein a bottom surface of the fin-type active region is provided in bottom holes arranged at bottoms of the first trench and the second trench, and

wherein the first gate electrode covers a top surface, the bottom surface, and both sidewalls of the fin-type active region and is provided on the inner walls of the first trench, the inner walls of the second trench, and inner walls of the bottom holes.

11 . The image sensor of claim 1 , wherein the fin-type active region comprises a first fin-type active region and a second fin-type active region spaced apart from each other, and

wherein the first gate electrode covers both sidewalls and a top surface of the first fin-type active region and both sidewalls and a top surface of the second fin-type active region.

12 . The image sensor of claim 11 , further comprising a lower barrier region provided between a bottom of the first fin-type active region and the photoelectric conversion region, and between a bottom of the second fin-type active region and the photoelectric conversion region.

13 . The image sensor of claim 1 , wherein the fin-type active region comprises a first fin-type active region and a second fin-type active region spaced apart from each other,

wherein a bottom surface of the first fin-type active region and a bottom surface of the second fin-type active region are defined by bottom holes, and

wherein the first gate electrode covers both sidewalls, a top surface, and the bottom surface of the first fin-type active region and both sidewalls, a top surface, and the bottom surface of the second fin-type active region.

14 . The image sensor of claim 1 , wherein the buried transmission gate electrode comprises:

a first buried transmission gate electrode arranged in a first transmission gate trench; and

a second buried transmission gate electrode arranged in a second transmission gate trench that is spaced apart from the first transmission gate trench.

15 . The image sensor of claim 1 , wherein, when viewed in plan, the buried transmission gate electrode has a ring shape, and

wherein the buried transmission gate electrode at least partially surrounds a floating diffusion region provided in the semiconductor substrate.

16 . An image sensor comprising:

a semiconductor substrate comprising a first surface, a second surface opposite to the first surface, and a photoelectric conversion region provided between the first surface and the second surface;

a buried transmission gate electrode provided in a transmission gate trench which extends into the semiconductor substrate from the first surface of the semiconductor substrate;

a fin-type active region provided between a first trench and a second trench which extend into the semiconductor substrate from the first surface of the semiconductor substrate, wherein the fin-type active region comprises a first portion which extends in a first direction parallel to the first surface of the semiconductor substrate, a second portion which extends in a second direction parallel to the first surface of the semiconductor substrate and different from the first direction, a bent portion connected between the first portion and the second portion, and an n-type impurity; and

a first gate electrode covering a top surface and both sidewalls of the fin-type active region.

17 . The image sensor of claim 16 , wherein the first gate electrode comprises:

a first gate portion covering the first portion of the fin-type active region;

a second gate portion covering the second portion of the fin-type active region; and

a gate bent portion covering the bent portion of the fin-type active region.

18 . The image sensor of claim 16 , wherein, when viewed in plan, the fin-type active region and the first gate electrode each have an L shape.

19 . The image sensor of claim 16 , wherein the fin-type active region further comprises a third portion provided between the first portion and the second portion, and

wherein the third portion extends in a third direction offset from each of the first direction and the second direction by more than 90 degrees and less than 180 degrees.

20 . An image sensor comprising:

a semiconductor substrate comprising a first surface, a second surface opposite to the first surface, a plurality of pixels separated by pixel trenches formed in the semiconductor substrate, and photoelectric conversion regions provided in the plurality of pixels, respectively;

a buried transmission gate electrode provided in a transmission gate trench which extends into the semiconductor substrate from the first surface of the semiconductor substrate;

a floating diffusion region provided on one edge portion of the buried transmission gate electrode in the semiconductor substrate;

a fin-type active region provided between a first trench and a second trench which extend into the semiconductor substrate from the first surface of the semiconductor substrate, wherein the fin-type active region comprises a first portion which extends in a first direction parallel to the first surface of the semiconductor substrate, a second portion which extends in a second direction parallel to the first surface of the semiconductor substrate and different from the first direction, a bent portion connected between the first portion and the second portion, and an n-type impurity;

a first gate electrode provided in the first trench and the second trench, covering a top surface and both sidewalls of the fin-type active region, and comprising a first gate portion covering the first portion of the fin-type active region, a second gate portion covering the second portion of the fin-type active region, and a gate bent portion covering the bent portion of the fin-type active region; and

a lower barrier region provided between a bottom of the fin-type active region and the photoelectric conversion regions.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2023
From: SHIM, EUNSUB; JIN, YOUNGGU
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 062618/0916 →
Priority Claims (3)
KR 10-2022-0015765 · Feb 7, 2022 · national
KR 10-2022-0033437 · Mar 17, 2022 · national
KR 10-2022-0052884 · Apr 28, 2022 · national
Continuity (1)
Related Publication 20230253438A1 · Aug 10, 2023
References Cited (45)
US 7285764B2 · Kuwazawa et al. · 2007 [cited by applicant]
US 7364960B2 · Lyu · 2008 [cited by examiner]
US 7394116B2 · Kim et al. · 2008 [cited by applicant]
US 7535037B2 · Lyu · 2009 [cited by applicant]
US 7863658B2 · Ho et al. · 2011 [cited by applicant]
US 8754359B2 · Yu et al. · 2014 [cited by applicant]
US 8809990B2 · Maeda et al. · 2014 [cited by applicant]
US 9443900B2 · Yamashita · 2016 [cited by applicant]
US 10937820B2 · Kudoh · 2021 [cited by applicant]
US 11404460B2 · Chen et al. · 2022 [cited by applicant]
US 20060084195A1 · Lyu · 2006 [cited by examiner]
US 20160056201A1 · Yamashita · 2016 [cited by applicant]
US 20170338264A1 · Kwag · 2017 [cited by examiner]
US 20180190699A1 · Lee · 2018 [cited by examiner]
US 20190123079A1 · Kudoh · 2019 [cited by examiner]
US 20200135777A1 · Zhao et al. · 2020 [cited by applicant]
US 20210193715A1 · McCarten · 2021 [cited by applicant]
US 20210305297A1 · Tian et al. · 2021 [cited by applicant]
US 20210305298A1 · Hu et al. · 2021 [cited by applicant]
US 20210305299A1 · Huang et al. · 2021 [cited by applicant]
US 20210327947A1 · Lin · 2021 [cited by examiner]
US 20210384237A1 · Yamakawa · 2021 [cited by applicant]
US 20210391366A1 · Fukasaku et al. · 2021 [cited by applicant]
US 20220020792A1 · Kimizuka · 2022 [cited by examiner]
US 20220059599A1 · Wang · 2022 [cited by examiner]
US 20220165768A1 · Kim · 2022 [cited by examiner]
US 20220302191A1 · Jin · 2022 [cited by examiner]
US 20220328545A1 · Zang · 2022 [cited by examiner]
US 20220375977A1 · Zang · 2022 [cited by examiner]
US 20230144105A1 · Choi · 2023 [cited by examiner]
US 20230343800A1 · Chang · 2023 [cited by examiner]
US 20240258357A1 · Kaneyasu · 2024 [cited by examiner]
US 20240290816A1 · Nakamoto · 2024 [cited by examiner]
JP 201621479A · 2016 [cited by applicant]
KR 100594282B1 · 2006 [cited by applicant]
KR 100644019B1 · 2006 [cited by applicant]
KR 102013058402A · 2013 [cited by applicant]
KR 1020130058402A · 2013 [cited by applicant]
KR 1020160091244A · 2016 [cited by applicant]
KR 1020180015378A · 2018 [cited by applicant]
KR 1020200131070A · 2020 [cited by applicant]
KR 1020210089564A · 2021 [cited by applicant]
WO 2020075583A1 · 2020 [cited by applicant]
WO 2020090403A1 · 2020 [cited by applicant]
Notice of Allowance issued on Nov. 17, 2025 issued by the Korean Patent Offce in Korean Patent Application No. 10-2022-0052884. [cited by applicant]