IP Library Granted Patent US 12,464,743
Granted Patent B2
US 12,464,743 · App. 18/131,014 · Granted Nov 4, 2025

Schottky diode

Inventors: Feras Alkhalil (Cambridge, GB); Richard Price (Cambridge, GB); Brian Cobb (Cambridge, GB)
Assignee: PRAGMATIC SEMICONDUCTOR LIMITED
H10D8/60H10D8/051H10D30/6755H10D64/23H10D64/64H10D84/811H10D99/00H10K10/23H10D62/402H10D62/83H10D62/8503H10D62/86H10D62/871
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,464,743
App. No.
18/131,014
Granted
Nov 4, 2025
Kind
B2
Abstract

A Schottky diode comprises: a first electrode; a second electrode; and a body of semiconductive material connected to the first electrode at a first interface and connected to the second electrode at a second interface, wherein the first interface comprises a first planar region lying in a first plane and the first electrode has a first projection onto the first plane in a first direction normal to the first plane, the second interface comprises a second planar region lying in a second plane and the second electrode has a second projection onto the first plane in said first direction, at least a portion of the second projection lies outside the first projection, said second planar region is offset from the first planar region in said first direction, and one of the first interface and the second interface provides a Schottky contact.

Claims (63)

1 . A Schottky diode comprising:

a substrate or other supporting body or structure;

a first electrode formed directly or indirectly on a first region of a surface of the substrate or other supporting body or structure;

a second electrode; and

a body of semiconductive material connected to the first electrode at a first interface and connected to the second electrode at a second interface,

wherein

the first interface comprises a first planar region lying in a first plane and the first electrode has a first projection onto the first plane in a first direction normal to the first plane,

the second interface comprises a second planar region lying in a second plane and the second electrode has a second projection onto the first plane in said first direction,

at least a portion of the second projection lies outside the first projection,

one of the first interface and the second interface provides a Schottky contact,

said body comprises a first side and a second side, said second side being spaced from the first side by a thickness of said body in said first direction, and

said first planar region being on said first side of the body and said second planar region being on said second side of the body,

the Schottky diode further comprising a dielectric body arranged to cover at least a second region of said surface of the substrate or other supporting body or structure adjacent the first region,

wherein said body of semiconductive material comprises a first portion, arranged over the first electrode and connected to the first electrode at said first interface, and a second portion arranged over a portion of the body of dielectric material covering said second region,

and wherein said second electrode is formed at least partly on said second portion of the body of semiconductive material,

wherein a portion, but not all, of said first projection lies inside said second projection,

and wherein a projection, in the first direction, of the second planar region onto the first plane lies completely outside a projection, in the first direction, of the first planar region onto the first plane.

2 . The diode in accordance with claim 1 , wherein said second plane is parallel to said first plane.

3 . The diode in accordance with claim 1 , wherein said first interface consists of said first planar region.

4 . The diode in accordance with claim 1 , wherein said second interface consists of said second planar region.

5 . The diode in accordance with claim 1 , wherein said dielectric body comprises a window, and said first interface is arranged inside said window.

6 . The diode in accordance with claim 5 , wherein said first portion of said body of semiconductive material at least partly fills said window, and said second portion of said body of semiconductive material extends laterally from the window and covers at least a portion of a surface of said dielectric body.

7 . The diode in accordance with claim 6 , wherein said second electrode is arranged to cover at least part of the second portion of said body of semiconductive material.

8 . The diode in accordance with claim 1 , wherein at least one of the first and second interfaces comprises a processed portion of at least one of: the first electrode; the second electrode; and the body of semiconductive material.

9 . The diode in accordance with claim 1 , wherein the body of semiconductive material comprises a first layer and a second layer, the first interface comprising a portion of the first layer, and the second interface comprising a portion of the second layer.

10 . The diode in accordance with claim 1 , wherein the first electrode is the Schottky electrode and the second electrode is an ohmic electrode.

11 . The diode in accordance with claim 1 , wherein the first electrode is an ohmic electrode and the second electrode is the Schottky electrode.

12 . The diode in accordance with claim 1 , wherein at least one of the first electrode and the second electrode comprises a material selected from a list comprising: a metal; a metal alloy; a transparent conductive oxide; a metal nitride; a carbon material; a conducting polymer; or a semiconductor material.

13 . The diode in accordance with claim 1 , wherein the semiconductive material is selected from a list comprising: compound semiconductors, metal oxides; metal oxynitrides; inorganic semiconductors; organic semiconductors; polymer semiconductors; 2D materials; chalcogenides; and perovskites; any of the preceding semiconductor materials, also doped or containing a doping gradient, and either n-type or p-type.

14 . The diode in accordance with claim 1 , wherein the diode is a thin film Schottky diode.

15 . The diode in accordance with claim 1 , wherein at least one of the semiconductive material, the first electrode, the second electrode, and said dielectric material is substantially transparent at least to visible light.

16 . The diode in accordance with claim 1 , wherein one of the first and second electrodes comprises a body of titanium and a layer comprising, or consisting of, at least one titanium oxide or suboxide formed on a surface of said body of titanium, and wherein the interface providing the Schottky contact comprises or consists of an interface between the body of semiconductive material and said layer comprising, or consisting of, at least one titanium oxide or suboxide.

17 . The diode in accordance with claim 1 , wherein said projection of the second planar region onto the first plane lies partly inside said first projection of the first electrode.

18 . The diode in accordance with claim 1 , wherein said second interface comprises a plurality of planar regions, and said second planar region is one of said plurality of planar regions.

19 . The diode in accordance with claim 18 , wherein said plurality of planar regions comprises a third planar region, wherein a projection, in the first direction, of the third planar region onto the first plane lies completely inside said projection, in the first direction, of the first planar region onto the first plane.

20 . The circuit comprising at least a first diode in accordance with claim 1 , and a second diode in accordance with claim 1 , wherein the first and second planar regions of the first diode are offset by a first distance and the first and second planar regions of the second diode are offset by a second distance, said second distance being different from the first distance, and/or wherein the circuit is an integrated circuit.

21 . A method of manufacturing a Schottky diode comprising a first electrode, a second electrode, and a body of semiconductive material connecting the first and second electrodes, the method comprising:

forming a first electrode on a first region of a substrate surface;

forming a body of dielectric material covering at least a second region of the substrate surface adjacent the first region, the body of dielectric material comprising a window through which at least a portion of the first electrode is visible;

forming a body of semiconductive material comprising a first portion, arranged over the first electrode and connected to the first electrode at a first interface, and a second portion arranged over a portion of the body of dielectric material covering said second region of the substrate surface, wherein said first portion of the body of semiconductive material is formed inside said window; and

forming a second electrode on at least said second portion of the body of semiconductive material, the second electrode being connected to the body of semiconductive material at a second interface.

22 . The method in accordance with claim 21 , wherein said body of dielectric material covers a portion of the first electrode.

23 . The method in accordance with claim 21 , wherein:

the first interface comprises a first planar region lying in a first plane and the first electrode has a first projection onto the first plane in a first direction normal to the first plane;

the second interface comprises a second planar region lying in a second plane and the second electrode has a second projection onto the first plane in said first direction,

at least a portion of the second projection lies outside the first projection,

one of the first interface and the second interface provides a Schottky contact,

said body of semiconductive material comprises a first side and a second side, said second side being spaced from the first side by a thickness of said body of semiconductive material in said first direction,

said first planar region being on said first side of the body of semiconductive material and said second planar region being on said second side of the body of semiconductive material,

wherein said second electrode is formed at least partly on said second portion of the body of semiconductive material,

a portion, but not all, of said first projection lies inside said second projection,

and a projection, in the first direction, of the second planar region onto the first plane lies completely outside a projection, in the first direction, of the first planar region onto the first plane.

24 . The method in accordance with claim 21 , wherein the first interface has a first projection on the substrate surface, the second interface has a second projection on the substrate surface, and the second projection is offset from the first projection by a distance.

25 . The method in accordance with claim 21 , wherein the first interface comprises a first surface portion of the first electrode, and the method further comprises processing said first surface portion of the first electrode before forming the body of semiconductive material.

26 . The method in accordance with claim 25 , wherein the first electrode comprises a body of titanium and said processing comprises processing said first surface portion to form a layer comprising, or consisting of, at least one titanium oxide or suboxide.

27 . The method in accordance with claim 21 , wherein the second interface comprises a surface portion of the body of semiconductive material, and the method further comprises processing said surface portion of the body of semiconductive material before forming the second electrode.

28 . The method in accordance with claim 21 , wherein the method further comprises selectively processing at least one portion of the body of semiconductive material.

29 . The method in accordance with claim 21 , further comprising implanting ions to dope, or increase the doping of, at least a portion of the body of semiconductive material.

30 . A method of manufacturing a Schottky diode comprising a first electrode, a second electrode, and a body of semiconductive material connecting the first and second electrodes, the method comprising:

forming a first electrode on a first region of a substrate surface;

forming a body of dielectric material covering at least a second region of the substrate surface adjacent the first region;

forming a body of semiconductive material comprising a first portion, arranged over the first electrode and connected to the first electrode at a first interface, and a second portion arranged over a portion of the body of dielectric material covering said second region of the substrate surface, wherein said body of semiconductive material comprises at least two layers; and

forming a second electrode on at least said second portion of the body of semiconductive material, the second electrode being connected to the body of semiconductive material at a second.

Assignments (2)
CHANGE OF NAME Recorded Oct 14, 2024
From: PRAGMATIC PRINTING LIMITED
To: PRAGMATIC SEMICONDUCTOR LIMITED
Reel/Frame 068888/0492 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 5, 2023
From: ALKHALIL, FERAS; PRICE, RICHARD; COBB, BRIAN
To: PRAGMATIC PRINTING LTD
Reel/Frame 063228/0217 →
Priority Claims (1)
GB 1720630 · Dec 11, 2017 · national
Continuity (2)
Continuation 16771400
Related Publication 20230253509A1 · Aug 10, 2023
References Cited (63)
US 4098921A · Calviello · 1978 [cited by applicant]
US 4674177A · Calviello · 1987 [cited by applicant]
US 8193594B2 · Yu et al. · 2012 [cited by applicant]
US 20040179146A1 · Nilsson · 2004 [cited by applicant]
US 20050161760A1 · Templier et al. · 2005 [cited by applicant]
US 20080105870A1 · Yu et al. · 2008 [cited by applicant]
US 20100059761A1 · Horii et al. · 2010 [cited by applicant]
US 20100078683A1 · Baba et al. · 2010 [cited by applicant]
US 20100140660A1 · Wu et al. · 2010 [cited by applicant]
US 20110147761A1 · Yu et al. · 2011 [cited by applicant]
US 20110254122A1 · Noda · 2011 [cited by examiner]
US 20150021615A1 · Huang et al. · 2015 [cited by applicant]
US 20150325659A1 · Hitora et al. · 2015 [cited by applicant]
US 20160071936A1 · Eon et al. · 2016 [cited by applicant]
US 20160197202A1 · Tomai et al. · 2016 [cited by applicant]
US 20170194451A1 · Hua et al. · 2017 [cited by applicant]
US 20200350441A1 · Alkhalil et al. · 2020 [cited by applicant]
CN 104798207A · 2015 [cited by applicant]
DE 102011122119A1 · 2012 [cited by applicant]
GB 1044722A · 1966 [cited by applicant]
JP S59208877A · 1984 [cited by applicant]
JP S61161776A · 1986 [cited by applicant]
JP S62156863A · 1987 [cited by applicant]
JP S6345869A · 1988 [cited by applicant]
JP S6366966A · 1988 [cited by applicant]
JP 2001274140A · 2001 [cited by applicant]
JP 2005531127A · 2005 [cited by applicant]
JP 2006165532A · 2006 [cited by applicant]
JP 2007134684A · 2007 [cited by applicant]
JP 2008172085A · 2008 [cited by applicant]
JP 2015198175A · 2015 [cited by applicant]
JP 2016522988A · 2016 [cited by applicant]
JP 2018117120A · 2018 [cited by applicant]
KR 100761867B1 · 2007 [cited by applicant]
KR 1020160043967A · 2016 [cited by applicant]
WO WO2014077860A1 · 2014 [cited by applicant]
Notice of Reasons for Refusal (Including Translation) for corresponding Japanese Patent Application No. 2024-003506, mailed Nov. 26, 2024. [cited by applicant]
Chasin, Adrian et al. “Gigahertz Operation of a-IGZO Schottky Diodes” IEEE Transactions on Electron Devices, vol. 60, No. 10, Oct. 2013; pp. 3407-3412. [cited by applicant]
Chasin, Adrian et al “An Integrated a-IGZO UHF Energy Harvester for Passive RFID Tags” IEEE Transactions on Electron Devices; vol. 61, No. 9; Sep. 2014; pp. 3289-3295. [cited by applicant]
Chasin, Adrian et al “An Integrated a-IGZO UHF Energy Harvester for Passive RFID Tags” (Color Version) IEEE Transactions on Electron Devices; vol. 61, No. 9; Sep. 2014; pp. 3289-3295. [cited by applicant]
Chasin, Adrian et al “Integrated UHF a-IGZO Energy Harvester for Passive RFID Tags” (Color Version) IEEE Transactions on Electron Devices; vol. 61, No. 9; Sep. 2014; pp. 3289-3295. [cited by applicant]
Chou, Tse-Heng et al. “Improving Hydrogen Detection Performance of a Pd/n-LTPS/glass Thin Film Schottky Diode with a TiO2 Interface Layer” Sensors and Actuators B; vol. 134, No. 2, Sep. 25, 2008. [cited by applicant]
Huang, H.Y., et al. “InGaZnO Metal-Base Transistor with High Current Gain” Electronics Letters, vol. 50, No. 20, Sep. 25, 2014; pp. 1465-1467. [cited by applicant]
Hussin, Rozana et al. “Thin Film In0.53Ga0.47As Schottky Diodes for Rectification and Photodetection of 28.3 THz Radiations” 2017 75th Annual Device Research Conference (DRC), IEEE, Jun. 25, 2017. [cited by applicant]
Kang, He et al. “High-Voltage AlGaN / GaN-Based Lateral Schottky Barrier Diodes” Chin. Phys. Lett.; vol. 31, No. 6; 2014. [cited by applicant]
Singh, Yashvir “Lateral Thin-Film Schottky (LTFS) Rectifier on SOI: A Device with Higher than Plane Parallel Breakdown Voltage” IEEE Transactions on Electron Devices; vol. 49, No. 1; Jan. 2002. [cited by applicant]
Yue, Lili et al. “Study of the Characteristics of a Schottky Diode Prepared by Using Ag on Mg [cited by applicant]
Invitation to Pay Additional Fees and, Where Applicable, Protest Fees for International Application No. PCT/GB2018/053588, mailed Feb. 12, 2019. [cited by applicant]
International Search Report for International Application No. PCT/GB2018/053588, mailed Apr. 30, 2019. [cited by applicant]
Written Opinion for International Application No. PCT/GB2018/053588, mailed Apr. 30, 2019. [cited by applicant]
International Preliminary Report on Patentability for International Application No. PCT/GB2018/053588, mailed Jun. 25, 2020. [cited by applicant]
Office Action for corresponding European Application No. 18819363.5, mailed Jun. 30, 2021. [cited by applicant]
Search Report for Great Britain Patent Application No. 1720630.1, mailed Jun. 12, 2018. [cited by applicant]
Search Report Under Section 17 for Great Britain Patent Application No. 2202977.1, mailed Mar. 21, 2022. [cited by applicant]
Examination Report for Great Britain Patent Application No. 1820159.0, mailed May 23, 2019. [cited by applicant]
Examination Report Under Section 18(3) for Great Britain Patent Application No. 2107321.8, mailed Apr. 20, 2022. [cited by applicant]
Examination Report Under Sections 17 and 18(3) for Great Britain Patent Application No. 2203439.1, mailed Apr. 20, 2022. [cited by applicant]
Notice of Reasons for Refusal (Including Translation) for corresponding Japanese Patent Application No. 2020-550925, mailed Dec. 27, 2022. [cited by applicant]
Notification of the Reasons for Rejection (Including Translation) for corresponding Korean Patent Application No. 10-2020-7018944, mailed Nov. 18, 2022. [cited by applicant]
Office Action (Restriction Requirement) for U.S. Appl. No. 16/771,400, mailed Apr. 4, 2022. [cited by applicant]
Office Action for U.S. Appl. No. 16/771,400, mailed Aug. 3, 2022. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 16/771,400, mailed Dec. 15, 2022. [cited by applicant]
Notification of First Office Action (Including Translation) for corresponding Chinese Patent Application No. 201880089100.2, mailed Feb. 8, 2024. [cited by applicant]