IP Library › Granted Patent US 12,684,860
Granted Patent B2
US 12,684,860 · App. 18/243,646 · Granted Jul 14, 2026

Semiconductor device

Inventors: Kazuki Minamikawa (Nomi Ishikawa, JP); Daiki Yoshikawa (Kanazawa Ishikawa, JP); Kazutoshi Nakamura (Nonoichi Ishikawa, JP)
Assignees: Kabushiki Kaisha Toshiba; Toshiba Electronic Devices & Storage Corporation
H10D84/811H10D8/60H10D12/481H10D62/102H10D64/231
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,684,860
App. No.
18/243,646
Granted
Jul 14, 2026
Kind
B2
Abstract

According to one embodiment, a semiconductor device includes a first electrode, a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type, a third semiconductor region of the second conductivity type, and a second electrode. The third semiconductor region is located on the second semiconductor region, and has a higher second-conductivity-type impurity concentration than the second semiconductor region. The second electrode is located on the third semiconductor region. The second electrode includes a first part and a second part. The first part is located in the second semiconductor region. The second part is positioned on the first part, and contacts the third semiconductor region in a second direction perpendicular to a first direction from the first electrode toward the first semiconductor region. A length of the first part is greater than a length of the second part in the second direction.

Claims (76)

1 . A semiconductor device, comprising:

a first electrode;

a first semiconductor region located on the first electrode, the first semiconductor region being of a first conductivity type;

a second semiconductor region located on the first semiconductor region, the second semiconductor region being of a second conductivity type;

a third semiconductor region located on the second semiconductor region, the third semiconductor region being of the second conductivity type, a second-conductivity-type impurity concentration of the third semiconductor region being greater than a second-conductivity-type impurity concentration of the second semiconductor region; and

a second electrode located on the third semiconductor region, the second electrode including

a first part located in the second semiconductor region, and

a second part positioned on the first part, the second part contacting the third semiconductor region in a second direction perpendicular to a first direction, the first direction being from the first electrode toward the first semiconductor region,

a length in the second direction of the first part being greater than a length in the second direction of the second part.

2 . The device according to claim 1 , further comprising:

a conductive part facing the second semiconductor region via an insulating layer in the second direction,

the conductive part being electrically connected with the second electrode.

3 . The device according to claim 1 , further comprising:

a fourth semiconductor region located between a portion of the first electrode and a portion of the first semiconductor region, the fourth semiconductor region being of the second conductivity type;

a fifth semiconductor region located on the portion of the first semiconductor region, the fifth semiconductor region being of the second conductivity type;

a sixth semiconductor region located on the fifth semiconductor region, the sixth semiconductor region being of the first conductivity type; and

a gate electrode facing the fifth semiconductor region via a gate insulating layer in the second direction.

4 . The device according to claim 1 , wherein

the second electrode further includes a third part positioned between the first part and the second part,

the third part contacts the second semiconductor region in the second direction, and

a length of the third part in the second direction is equal to a length of the second part in the second direction.

5 . The device according to claim 1 , wherein

the first part includes a void.

6 . A semiconductor device, comprising:

a first electrode;

a first semiconductor region located on the first electrode, the first semiconductor region being of a first conductivity type;

a second semiconductor region located on the first semiconductor region, the second semiconductor region being of a second conductivity type; and

a second electrode located on the second semiconductor region, the second electrode including

a first part located in the second semiconductor region, and

a second part positioned on the first part,

a length of the first part in a second direction perpendicular to a first direction being greater than a length of the second part in the second direction,

the first direction being from the first electrode toward the first semiconductor region,

a Schottky junction being formed between the first part and the second semiconductor region.

7 . The device according to claim 6 , further comprising:

a conductive part facing the second semiconductor region via an insulating layer in the second direction,

the conductive part being electrically connected with the second electrode.

8 . The device according to claim 6 , further comprising:

a fourth semiconductor region located between a portion of the first electrode and a portion of the first semiconductor region, the fourth semiconductor region being of the second conductivity type;

a fifth semiconductor region located on the portion of the first semiconductor region, the fifth semiconductor region being of the second conductivity type;

a sixth semiconductor region located on the fifth semiconductor region, the sixth semiconductor region being of the first conductivity type; and

a gate electrode facing the fifth semiconductor region via a gate insulating layer in the second direction.

9 . The device according to claim 6 , wherein

the second electrode further includes a third part positioned between the first part and the second part,

the third part contacts the second semiconductor region in the second direction, and

a length of the third part in the second direction is equal to a length of the second part in the second direction.

10 . The device according to claim 6 , wherein

the first part includes a void.

11 . A semiconductor device, comprising:

a first electrode;

a first semiconductor region located on the first electrode, the first semiconductor region being of a first conductivity type;

a second semiconductor region located on the first semiconductor region, a second-conductivity-type impurity concentration of the second semiconductor region being not less than 1.0×10 16 atoms/cm 3 and not more than 1.0×10 18 atoms/cm 3 ; and

a second electrode located on the second semiconductor region, the second electrode including

a first part contacting the second semiconductor region, and

a second part positioned on the first part,

a length of the first part in a second direction perpendicular to a first direction being greater than a length of the second part in the second direction,

the first direction being from the first electrode toward the first semiconductor region.

12 . The device according to claim 11 , further comprising:

a conductive part facing the second semiconductor region via an insulating layer in the second direction,

the conductive part being electrically connected with the second electrode.

13 . The device according to claim 11 , further comprising:

a fourth semiconductor region located between a portion of the first electrode and a portion of the first semiconductor region, the fourth semiconductor region being of the second conductivity type;

a fifth semiconductor region located on the portion of the first semiconductor region, the fifth semiconductor region being of the second conductivity type;

a sixth semiconductor region located on the fifth semiconductor region, the sixth semiconductor region being of the first conductivity type; and

a gate electrode facing the fifth semiconductor region via a gate insulating layer in the second direction.

14 . The device according to claim 11 , wherein

the second electrode further includes a third part positioned between the first part and the second part,

the third part contacts the second semiconductor region in the second direction, and

a length of the third part in the second direction is equal to a length of the second part in the second direction.

15 . The device according to claim 11 , wherein

the first part includes a void.

16 . The device according to claim 6 , wherein

the second part is separated from the third semiconductor region in the second direction, and

a portion of the second semiconductor region is located between the second part and the third semiconductor region in the second direction.

17 . The device according to claim 11 , wherein

the second part is separated from the third semiconductor region in the second direction, and

a portion of the second semiconductor region is located between the second part and the third semiconductor region in the second direction.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE ATTORNEY DOCKET NUMBER FROM 0137272-0000002-323-101 TO 0137272-0000001-323-101 PREVIOUSLY RECORDED ON REEL 065103 FRAME 0785. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 31, 2023
From: MINAMIKAWA, KAZUKI; YOSHIKAWA, DAIKI; NAKAMURA, KAZUTOSHI
To: KABUSHIKI KAISHA TOSHIBA; TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION
Reel/Frame 065400/0135 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 3, 2023
From: MINAMIKAWA, KAZUKI; YOSHIKAWA, DAIKI; NAKAMURA, KAZUTOSHI
To: KABUSHIKI KAISHA TOSHIBA; TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION
Reel/Frame 065103/0785 →
Priority Claims (1)
JP 2023-047012 · Mar 23, 2023 · national
Continuity (1)
Related Publication 20240321871A1 · Sep 26, 2024
References Cited (19)
US 10770582B2 · Kobayashi et al. · 2020 [cited by applicant]
US 11069771B2 · Nakagawa et al. · 2021 [cited by applicant]
US 11121242B2 · Laven et al. · 2021 [cited by applicant]
US 20170148786A1 · Matsushita · 2017 [cited by examiner]
US 20180151558A1 · Cheng · 2018 [cited by examiner]
US 20180226399A1 · Tamaki · 2018 [cited by examiner]
US 20190245036A1 · Nishiguchi · 2019 [cited by applicant]
US 20200091324A1 · Kawamura · 2020 [cited by examiner]
US 20200287029A1 · Ishikawa et al. · 2020 [cited by applicant]
US 20210296477A1 · Matsudai et al. · 2021 [cited by applicant]
CN 103489785A · 2014 [cited by applicant]
JP 2013243207A · 2013 [cited by applicant]
JP 2019134149A · 2019 [cited by applicant]
JP 2019161199A · 2019 [cited by applicant]
JP 2020043243A · 2020 [cited by applicant]
JP 2020145288A · 2020 [cited by applicant]
JP 2021150483A · 2021 [cited by applicant]
WO 2022044099A1 · 2022 [cited by applicant]
Office Action issued in Japanese Patent Application No. 2023-047012, dated Feb. 18, 2026 in 12 pages. [cited by applicant]