IP Library › Granted Patent US 12,355,467
Granted Patent B2
US 12,355,467 · App. 18/325,035 · Granted Jul 8, 2025

Complementary current-steering digital-to-analog converter

Inventors: Chih-Hou Tsai (Hsinchu, TW); Chien-Yuan Cheng (Hsinchu, TW); Ting-Yu Ko (Hsinchu, TW); Shu-Lin Chang (Hsinchu, TW)
Assignee: MEDIATEK INC.
H03M1/74
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,355,467
App. No.
18/325,035
Granted
Jul 8, 2025
Kind
B2
Abstract

A complementary current-steering digital-to-analog converter (DAC) including a p-type DAC as well as an n-type DAC is shown. The p-type DAC has p-type current sources, and the n-type DAC has n-type current sources. The p-type and n-type current sources are coupled to a first input terminal or a second input terminal of a transimpedance amplifier (TIA) according to the digital input of the complementary current-steering DAC. In response to the digital input changing from a first value to a second value that is greater than the first value, one or more n-type current sources connected to the second input terminal of the TIA are switched so that they are connected to the first input terminal of the TIA.

Claims (39)

1. A complementary current-steering digital-to-analog converter, comprising:

a transimpedance amplifier;

a p-type digital-to-analog converter, comprising a plurality of p-type current sources, wherein the p-type current sources are coupled to a first input terminal or a second input terminal of the transimpedance amplifier according to a digital input of the complementary current-steering digital-to-analog converter; and

an n-type digital-to-analog converter, comprising a plurality of n-type current sources, wherein the n-type current sources are coupled to the first input terminal or the second input terminal of the transimpedance amplifier according to the digital input of the complementary current-steering digital-to-analog converter;

wherein:

in response to the digital input changing from a first value to a second value that is greater than the first value, one or more n-type current sources connected to the second input terminal of the transimpedance amplifier are switched so that they are connected to the first input terminal of the transimpedance amplifier.

2. The complementary current-steering digital-to-analog converter as claimed in claim 1 , wherein:

in response to the digital input changing from a third value to a fourth value that is greater than the third value, one or more p-type current sources connected to the first input terminal of the transimpedance amplifier are switched so that they are connected to the second input terminal of the transimpedance amplifier.

3. The complementary current-steering digital-to-analog converter as claimed in claim 1 , wherein:

in response to the digital input changing from a fifth value to a sixth value that is greater than the fifth value, one or more p-type current sources connected to the first input terminal of the transimpedance amplifier are switched so that they are connected to the second input terminal of the transimpedance amplifier, and one or more n-type current sources connected to the second input terminal of the transimpedance amplifier are switched so that they are connected to the first input terminal of the transimpedance amplifier.

4. The complementary current-steering digital-to-analog converter as claimed in claim 1 , wherein:

in response to the digital input changing from the first value to the second value, the connection of the p-type current sources are kept.

5. The complementary current-steering digital-to-analog converter as claimed in claim 4 , wherein:

in response to the digital input changing from the second value to a seventh value that is greater than the second value, one or more p-type current sources connected to the first input terminal of the transimpedance amplifier are switched so that they are connected to the second input terminal of the transimpedance amplifier, and the connection of the n-type current sources are kept.

6. The complementary current-steering digital-to-analog converter as claimed in claim 5 , wherein:

in response to the digital input changing from the seventh value to an eighth value that is greater than the seventh value, one or more of the p-type current sources connected to the first input terminal of the transimpedance amplifier are switched so that they are connected to the second input terminal of the transimpedance amplifier, and the connection of the n-type current sources are kept.

7. The complementary current-steering digital-to-analog converter as claimed in claim 6 , wherein:

in response to the digital input changing from the eighth value to a ninth value that is greater than the eighth value, one or more of the n-type current sources connected to the second input terminal of the transimpedance amplifier are switched so that they are connected to the first input terminal of the transimpedance amplifier, and the connection of the p-type current sources are kept.

8. The complementary current-steering digital-to-analog converter as claimed in claim 7 , wherein:

in response to the digital input changing from the ninth value to a tenth value that is greater than the ninth value, one or more of the n-type current sources connected to the second input terminal of the transimpedance amplifier are switched so that they are connected to the first input terminal of the transimpedance amplifier, and the connection of the p-type current sources are kept.

9. The complementary current-steering digital-to-analog converter as claimed in claim 1 , wherein:

the digital input is N bits, wherein N is a number;

the number of p-type current sources is 2 (N-1) ; and

the number of n-type current sources is 2 (N-1) .

10. The complementary current-steering digital-to-analog converter as claimed in claim 9 , wherein:

in response to the digital input of 0, the 2 (N-1) −1 p-type Current sources are connected to the first input terminal of the transimpedance amplifier, and the 2 (N-1) n-type current sources are connected to the second input terminal of the transimpedance amplifier.

11. The complementary current-steering digital-to-analog converter as claimed in claim 10 , wherein:

in response to the digital input that is N bits of 1, the 2 (N-1) −1 p-type current sources are connected to the second input terminal of the transimpedance amplifier, and the 2 (N-1) n-type current sources are connected to the first input terminal of the transimpedance amplifier.

12. The complementary current-steering digital-to-analog converter as claimed in claim 11 , wherein:

from 1 to 2 (N-2) , the greater the digital input is, the more n-type current sources are connected to the first input terminal of the transimpedance amplifier, and the 2 (N-1) −1 p-type current sources are kept connected to the first input terminal of the transimpedance amplifier.

13. The complementary current-steering digital-to-analog converter as claimed in claim 12 , wherein:

from 2 (N-2) +1 to 2 (N-2) +2 (N-1) −1, the greater the digital input is, the more p-type current sources are connected to the second input terminal of the transimpedance amplifier, and 2 (N-2) n-type current sources are kept connected to the first input terminal of the transimpedance amplifier.

14. The complementary current-steering digital-to-analog converter as claimed in claim 13 , wherein:

from 2 (N-2) +2 (N-1) to 2 N −1, the greater the digital input is, the more n-type current sources are connected to the first input terminal of the transimpedance amplifier, and the 2 (N-1) −1 p-type current sources are kept connected to the second input terminal of the transimpedance amplifier.

15. The complementary current-steering digital-to-analog converter as claimed in claim 1 , further comprising:

a binary weighted circuit, having a first output terminal coupled to the second input terminal of the transimpedance amplifier, and a second output terminal coupled to the first input terminal of the transimpedance amplifier, wherein the binary weighted circuit uses the first output terminal to output a fixed current.

16. The complementary current-steering digital-to-analog converter as claimed in claim 15 , further comprising:

the p-type current sources each output the fixed current; and

the n-type current sources each output the fixed current.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2023
From: TSAI, CHIH-HOU; CHENG, CHIEN-YUAN; KO, TING-YU; CHANG, SHU-LIN
To: MEDIATEK INC.
Reel/Frame 063785/0854 →
Continuity (2)
Provisional Application 63370398 · Aug 4, 2022
Related Publication 20240048149A1 · Feb 8, 2024
References Cited (51)
US 6593868B2 · Clara · 2003 [cited by examiner]
US 6741195B1 · Cho · 2004 [cited by examiner]
US 6967609B1 · Bicakci · 2005 [cited by examiner]
US 7019677B1 · Soman · 2006 [cited by examiner]
US 7023367B1 · Manganaro · 2006 [cited by examiner]
US 7388531B1 · Cyrusian · 2008 [cited by examiner]
US 7561979B2 · Huang · 2009 [cited by examiner]
US 7576675B1 · Lee · 2009 [cited by examiner]
US 8009074B2 · Lou · 2011 [cited by examiner]
US 8237497B2 · Wen · 2012 [cited by examiner]
US 8344922B2 · Kier · 2013 [cited by examiner]
US 8451150B2 · Chou · 2013 [cited by examiner]
US 8525586B2 · Chen · 2013 [cited by examiner]
US 8653999B1 · Verlinden · 2014 [cited by examiner]
US 9065463B2 · Rajasekhar · 2015 [cited by examiner]
US 9112528B1 · Currivan · 2015 [cited by examiner]
US 9130587B2 · Gomez · 2015 [cited by examiner]
US 9509326B1 · Kauffman · 2016 [cited by examiner]
US 9991900B1 · Kabir · 2018 [cited by examiner]
US 10069505B1 · Poulton · 2018 [cited by examiner]
US 10425099B1 · Aouini · 2019 [cited by examiner]
US 10693489B2 · Roh · 2020 [cited by applicant]
US 11362668B1 · Brugger · 2022 [cited by examiner]
US 11711090B2 · Singh · 2023 [cited by examiner]
US 20010026232A1 · Andersson · 2001 [cited by examiner]
US 20020044076A1 · Yao · 2002 [cited by examiner]
US 20030112164A1 · Scanlan · 2003 [cited by examiner]
US 20080036634A1 · Marais · 2008 [cited by examiner]
US 20080136694A1 · Imai · 2008 [cited by examiner]
US 20080272949A1 · Ramadoss · 2008 [cited by examiner]
US 20090033531A1 · Confalonieri · 2009 [cited by examiner]
US 20090045993A1 · Tokumaru · 2009 [cited by examiner]
US 20090184855A1 · Tokumaru · 2009 [cited by examiner]
US 20090201186A1 · Huang · 2009 [cited by examiner]
US 20100253561A1 · Mishra · 2010 [cited by examiner]
US 20100289680A1 · Ho · 2010 [cited by examiner]
US 20110018753A1 · Lou · 2011 [cited by examiner]
US 20110221620A1 · Mahajan · 2011 [cited by examiner]
US 20130241758A1 · Hezar · 2013 [cited by examiner]
US 20140152480A1 · Nguyen · 2014 [cited by examiner]
US 20140159932A1 · Chang · 2014 [cited by examiner]
US 20150048960A1 · Zhu · 2015 [cited by examiner]
US 20150244384A1 · Teterwak · 2015 [cited by examiner]
US 20150244390A1 · Teterwak · 2015 [cited by examiner]
US 20170063388A1 · Kauffman · 2017 [cited by examiner]
US 20190123751A1 · Kauffman · 2019 [cited by examiner]
US 20200099389A1 · Sung · 2020 [cited by examiner]
US 20210175895A1 · Melanson · 2021 [cited by examiner]
JP H09238078A · 1997 [cited by applicant]
Extended European Search Report dated Jan. 5, 2024, issued in application No. EP 23183733.7. [cited by applicant]
De Wit, P., et al.; “Complementary DAC topology for reduced output impedance dependency and improved dynamic performance;” Electronics Letters; vol. 48; No. 17; Aug. 2012 ; pp. 1. [cited by applicant]