IP Library Granted Patent US 12,230,559
Granted Patent B2
US 12,230,559 · App. 18/329,347 · Granted Feb 18, 2025

Semiconductor device and method of forming micro interconnect structures

Inventors: Francis J. Carney (Mesa, AZ); Jefferson W. Hall (Chandler, AZ); Michael J. Seddon (Gilbert, AZ)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L23/49827H01L21/02035H01L21/288H01L21/304H01L21/3065H01L21/308H01L21/3083H01L21/4825H01L21/4853H01L21/486H01L21/565H01L21/67069H01L21/6835H01L21/76877H01L21/76898H01L21/78H01L22/12H01L22/26H01L23/3107H01L23/3114H01L23/481H01L23/4822H01L23/49503H01L23/4951H01L23/49541H01L23/49562H01L23/49575H01L23/49811H01L23/49838H01L23/49866H01L23/544H01L23/562H01L24/00H01L24/05H01L25/0655H01L25/0657H01L25/50H01L27/0207H01L27/088H01L27/14H01L27/14683H01L29/0847H02M3/158H01L23/147H01L23/15H01L23/3677H01L23/49816H01L27/14625H01L27/14685H01L2221/68327H01L2223/54426H01L2223/5446H01L2224/0401H01L2224/04042H01L2224/05083H01L2224/05084H01L2224/05124H01L2224/05139H01L2224/05144H01L2224/05147H01L2224/05155H01L2224/05164H01L2224/05166H01L2224/05171H01L2224/05172H01L2224/05184H01L2224/13025H01L2224/13111H01L2224/13116H01L2225/06555H01L2225/06593H01L2225/06596H01L2924/13055H01L2924/13091H01L2924/3511
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,230,559
App. No.
18/329,347
Granted
Feb 18, 2025
Kind
B2
Abstract

A semiconductor device has a first semiconductor die and second semiconductor die with a conductive layer formed over the first semiconductor die and second semiconductor die. The second semiconductor die is disposed adjacent to the first semiconductor die with a side surface and the conductive layer of the first semiconductor die contacting a side surface and the conductive layer of the second semiconductor die. An interconnect, such as a conductive material, is formed across a junction between the conductive layers of the first and second semiconductor die. The conductive layer may extend down the side surface of the first semiconductor die and further down the side surface of the second semiconductor die. An extension of the side surface of the first semiconductor die can interlock with a recess of the side surface of the second semiconductor die. The conductive layer extends over the extension and into the recess.

Claims (44)

1. A semiconductor device, comprising:

a first substrate comprising a first surface and one or more side surfaces substantially perpendicular to the first surface;

a plurality of recesses formed in the one or more side surfaces of the first substrate;

a second substrate comprising a first surface and one or more side surfaces substantially perpendicular to the first surface;

one or more extensions comprised on the one or more side surfaces of the second substrate;

a third substrate comprising a first surface and one or more side surfaces substantially perpendicular to the first surface;

a first conductive layer on the one or more side surfaces of the first substrate;

a second conductive layer on the one or more side surfaces of the second substrate; and

a third conductive layer on the one or more side surfaces of the third substrate;

an interconnect coupled to the first conductive layer of the first substrate and to the second conductive layer of the second substrate;

wherein the second substrate is electrically and mechanically coupled with the first substrate at the one or more extensions.

2. The device of claim 1 , wherein the interconnect includes a conductive material formed over a junction between the first conductive layer of the first substrate and the second conductive layer of the second substrate.

3. The device of claim 1 , wherein the first conductive layer of the first substrate and the second conductive layer of the second substrate include a conductive epoxy or anisotropic conductive film.

4. The device of claim 1 , wherein an extension of the one or more extensions has an angled profile and a recess of the plurality of recesses has an angled profile.

5. The device of claim 1 , wherein the one or more side surfaces of the first substrate and the one or more side surfaces of the second substrate are angled.

6. The device of claim 1 , wherein the first conductive layer and the second conductive layer comprise one of Al, Sn, Ni, Au, Ag, Pb, Bi, Cu, solder, and any combination thereof.

7. A semiconductor device, comprising:

a first substrate comprising a first surface and one or more side surfaces substantially perpendicular to the first surface;

a plurality of recesses formed in the one or more side surfaces of the first substrate;

a second substrate comprising a first surface and one or more side surfaces substantially perpendicular to the first surface;

one or more extensions comprised on the one or more side surfaces of the second substrate;

a first conductive layer formed on the one or more side surfaces of the first substrate;

a second conductive layer on the one or more side surfaces of the second substrate; and

an interconnect coupled to the first conductive layer of the first substrate and to the second conductive layer of the second substrate;

wherein the second substrate is electrically and mechanically coupled with the first substrate at the one or more extensions.

8. The device of claim 7 , wherein the interconnect includes a conductive material formed over a junction between the first conductive layer of the first substrate and the second conductive layer of the second substrate.

9. The device of claim 7 , wherein the first conductive layer of the first substrate and the second conductive layer of the second substrate includes a conductive epoxy or anisotropic conductive film.

10. The device of claim 7 , wherein the first substrate has more than four side surfaces.

11. The device of claim 7 , wherein the one or more side surfaces of the first substrate and of the second substrate are angled.

12. The device of claim 10 , further including a third substrate comprising a first surface and one or more side surfaces substantially perpendicular to the first surface and comprising a third conductive layer comprised over a portion of the first surface and the one or more side surfaces.

13. The device of claim 10 , wherein the first conductive layer and the second conductive layer comprise one of Al, Sn, Ni, Au, Ag, Pb, Bi, Cu, solder, and any combination thereof.

14. The device of claim 10 , wherein each side surface of the one or more side surfaces of the first substrate comprise two or more recesses.

15. A semiconductor device, comprising:

a first substrate comprising a first surface and one or more side surfaces substantially perpendicular to the first surface;

a plurality of recesses formed in the one or more side surfaces of the first substrate;

a second substrate comprising a first surface and one or more side surfaces substantially perpendicular to the first surface;

one or more extensions comprised on the one or more side surfaces of the second substrate; and

an interconnect coupled to the one or more extensions and to the first substrate;

wherein the first substrate is electrically coupled to second substrate through the interconnect.

16. The device of claim 15 , wherein the interconnect includes a conductive material formed over a junction between the first substrate and the second substrate.

17. The device of claim 15 , wherein each side surface of the one or more side surfaces of the first substrate comprise two or more recesses.

18. The device of claim 15 , further comprising a first conductive layer coupled within the plurality of recesses and a second conductive layer coupled over the one or more extensions.

19. The device of claim 17 , wherein each side surface of the one or more side surfaces of the second substrate comprise two or more extensions.

20. The device of claim 18 , wherein the first conductive layer and the second conductive layer include one of a conductive epoxy or anisotropic conductive film.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 5, 2023
From: CARNEY, FRANCIS J.; HALL, JEFFERSON W.; SEDDON, MICHAEL J.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 064266/0230 →
Continuity (5)
Continuation 17082512 · Oct 28, 2020
Division 16131462 · Sep 14, 2018
Continuation 15218974 · Jul 25, 2016
Provisional Application 62219666 · Sep 17, 2015
Related Publication 20230307343A1 · Sep 28, 2023
References Cited (20)
US 5544017A · Beilin et al. · 1996 [cited by applicant]
US 7608919B1 · Bernstein et al. · 2009 [cited by applicant]
US 8217272B2 · Choudhury · 2012 [cited by examiner]
US 8670246B2 · Ellis · 2014 [cited by applicant]
US 9633976B1 · Bernstein et al. · 2017 [cited by applicant]
US 10090233B2 · Carney et al. · 2018 [cited by applicant]
US 11587909B2 · Zhong et al. · 2023 [cited by applicant]
US 11710691B2 · Carney · 2023 [cited by examiner]
US 20030080422A1 · Ohara · 2003 [cited by applicant]
US 20050051903A1 · Ellsberry et al. · 2005 [cited by applicant]
US 20060148250A1 · Kirby · 2006 [cited by applicant]
US 20120094469A1 · Landru · 2012 [cited by applicant]
US 20120129276A1 · Haensch et al. · 2012 [cited by applicant]
US 20120148250A1 · Xu et al. · 2012 [cited by applicant]
US 20120273971A1 · Usami · 2012 [cited by applicant]
US 20130001798A1 · Choi · 2013 [cited by examiner]
US 20160043054A1 · Fischer et al. · 2016 [cited by applicant]
US 20160240510A1 · Lien et al. · 2016 [cited by applicant]
US 20170179093A1 · Hall et al. · 2017 [cited by applicant]
Kulick et al., Jason, “Indiana Integrated Circuits, LLC and Quilt Packaging® Technology: An Overview,” Indiana Integrated Circuits, LLC, May 2016, 42 pages. [cited by applicant]
Cited By (1)
US 12,653,030