IP Library › Granted Patent US 12,660,222
Granted Patent B2
US 12,660,222 · App. 18/336,060 · Granted Jun 16, 2026

High electron mobility transistor, preparation method, and power amplifier/switch

Inventors: Teng Jiang (Dongguan, CN); Xiaoxiang Wu (Dongguan, CN); Sike Tan (Dongguan, CN)
Assignee: HUAWEI TECHNOLOGIES CO., LTD.
H10D30/015H03F3/245H10D30/475H10D62/8503
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,660,222
App. No.
18/336,060
Granted
Jun 16, 2026
Kind
B2
Abstract

The technology of this application relates to a high electron mobility transistor, including a substrate and a GaN channel layer and an AlGaN barrier layer that are sequentially stacked on the substrate. Two through holes that are spaced apart from each other are opened in the AlGaN barrier layer. Each of the through holes penetrates the AlGaN barrier layer along a thickness direction of the AlGaN barrier layer, and a hole wall of each of the through holes has at least one stepped structure. Each of the through holes has an upper opening away from the substrate and a lower opening close to the substrate. The high electron mobility transistor further includes a source and a drain, where the source and the drain each fill up a through hole and are directly in contact with and connected to the GaN channel layer.

Claims (109)

1 . A high electron mobility transistor, comprising:

a substrate;

a source;

a drain;

a GaN channel layer; and

an AlGaN barrier layer;

a nucleation layer, and

a buffer layer, wherein

the GaN channel layer and the AlGaN barrier layer are sequentially stacked on the substrate,

the AlGaN barrier layer includes two through holes that are spaced apart from each other,

each of the two through holes penetrates the AlGaN barrier layer along a thickness direction of the AlGaN barrier layer,

each of the two through holes includes a hole wall having at least one stepped structure,

each of the two through holes has an upper opening away from the substrate and a lower opening close to the substrate,

the upper opening includes an opening area greater than an opening area of the lower opening,

the source and the drain each fill up a through hole from the two through holes, and the source and the drain are directly in contact with and connected to the GaN channel layer,

the nucleation layer and the buffer layer are sequentially stacked on the substrate,

the nucleation layer is located between the substrate and the buffer laver,

the buffer layer is located between the nucleation layer and the GaN channel layer,

the buffer layer includes a material made of graded AlGaN or GaN/AlN superlattices,

a content of Al in the graded AlGaN gradually increases along a direction close to the substrate, and

the buffer layer has a thickness greater than or equal to 0.1 μm and less than or equal to 10 μm.

2 . The high electron mobility transistor according to claim 1 , wherein

each of the two through holes includes at least two through hole parts sequentially in communication along the thickness direction of the AlGaN barrier layer, and

the at least two through hole parts include opening areas decreasing one by one along the thickness direction of the AlGaN barrier layer and in a direction pointing to the substrate.

3 . The high electron mobility transistor according to claim 1 , wherein

the source and the drain protrude relative to a surface of the AlGaN barrier layer away from the substrate, and

the source and the drain extend into the GaN channel layer.

4 . The high electron mobility transistor according to claim 1 , wherein

the source and the drain each comprise a Ti layer, an Al layer, a metal isolation layer, and an Au layer,

the Ti layer, the Al layer, the metal isolation layer, and the Au layer are sequentially attached to the hole wall of the through hole,

the metal isolation layer includes a material selected from at least one of Ni, Pt, Cr, Pd, or Mo metals,

the Ti layer has a thickness greater than or equal to 10 nm and less than or equal to 30 nm,

the Al layer has a thickness greater than or equal to 100 nm and less than or equal to 200 nm,

the metal isolation layer has a thickness greater than or equal to 30 nm and less than or equal to 60 nm, and

the Au layer has a thickness greater than or equal to 50 nm and less than or equal to 100 nm.

5 . The high electron mobility transistor according to claim 1 , wherein

the nucleation layer includes a material made of AlN, and

the nucleation layer has a thickness greater than or equal to 0.1 nm and less than or equal to 500 nm.

6 . The high electron mobility transistor according to claim 1 , wherein

the GaN channel layer has a thickness greater than or equal to 0.1 μm and less than or equal to 10 μm, and

the AlGaN barrier layer has a thickness greater than or equal to 0.1 nm and less than or equal to 50 nm.

7 . The high electron mobility transistor according to claim 1 , wherein

the source and the drain each comprise ohmic contact metal in contact with the AlGaN barrier layer and the GaN channel layer, and

the ohmic contact metal is in stepped contact with the AlGaN barrier layer.

8 . A method for preparing a high electron mobility transistor, the method comprising:

forming a GaN channel layer and an AlGaN barrier layer sequentially on a substrate;

opening, in the AlGaN barrier layer, two through holes that penetrate through the AlGaN barrier layer, wherein

the two through holes are spaced apart from each other,

each of the two through holes includes a hole wall having at least one stepped structure,

the two through holes each has an upper opening away from the substrate and a lower opening close to the substrate, and

the upper opening includes an opening area greater than an opening area of the lower opening; and

respectively forming a source and a drain by filling the two through holes with a metal material, wherein

the source and the drain are directly in contact with and connected to the GaN channel layer, and

in association with the hole wall of a through hole having one stepped structure, forming the two through holes comprises;

forming a patterned photoresist layer on the AlGaN barrier layer thereby enabling the photoresist layer to partially cover an upper surface of the AlGaN barrier layer away from the substrate, wherein a region of the upper surface not covered by the photoresist layer includes a source/drain windowing region;

etching the AlGaN barrier layer from the source/drain windowing region by using a dry etching method, wherein an etching depth is less than a thickness of the AlGaN barrier layer;

partially removing a portion of the photoresist layer surrounding the source/drain windowing region thereby enlarging the source/drain windowing region; and

etching through the AlGaN barrier layer by etching the AlGaN barrier layer further from the enlarged source/drain windowing region by using the dry etching method.

9 . The method according to claim 8 , wherein in association with the hole wall of a through hole having at least two stepped structures, forming the two through holes comprises:

forming a patterned photoresist layer on the AlGaN barrier layer thereby enabling the photoresist layer to partially cover an upper surface of the AlGaN barrier layer away from the substrate, wherein a region of the upper surface not covered by the photoresist layer includes a source/drain windowing region;

etching the AlGaN barrier layer from the source/drain windowing region by using a dry etching method, wherein an etching depth is less than a thickness of the AlGaN barrier layer;

enlarging the source/drain windowing region by partially removing a portion of the photoresist layer surrounding the source/drain windowing region;

etching the AlGaN barrier layer further from the enlarged source/drain windowing region by using the dry etching method, without etching through the AlGaN barrier layer; and

repeating the process of partially removing the portion of the photoresist layer surrounding the source/drain windowing region and the process of dry etching the AlGaN barrier layer at least once, until the AlGaN barrier layer is etched through.

10 . The method according to claim 8 , wherein a mixed gas of Cl 2 and BCl 3 is used as an etching gas for the dry etching, and O 2 is used as an etching gas for partially removing the photoresist layer.

11 . The method according to claim 8 , further comprising:

performing wet or plasma treatment on the hole wall of a through hole after the two through holes are formed and before the source and the drain are formed thereby removing impurities on the hole wall of the through hole and roughening the hole wall of the through hole.

12 . The method according to claim 8 , wherein forming the source and the drain comprises:

depositing a Ti layer, an Al layer, a metal isolation layer, and an Au layer sequentially on the hole wall of a through hole, wherein the metal isolation layer includes a material selected from at least one of Ni, Pt, Cr, Pd, and Mo metals; and

performing annealing treatment on the Ti layer, the Al layer, the metal isolation layer, and the Au layer, wherein the Ti layer, the Al layer, the metal isolation layer, and the Au layer are formed through deposition.

13 . The method according to claim 12 , wherein the Ti layer has a thickness greater than or equal to 10 nm and less than or equal to 30 nm, the Al layer has a thickness greater than or equal to 100 nm and less than or equal to 200 nm, the metal isolation layer has a thickness greater than or equal to 30 nm and less than or equal to 60 nm, and the Au layer has a thickness greater than or equal to 50 nm and less than or equal to 100 nm.

14 . The method according to claim 12 , wherein an annealing temperature of the annealing treatment is greater than or equal to 500° C. and less than or equal to 800° C.

15 . The method according to claim 8 , further comprising: forming, sequentially on the substrate, before the GaN channel layer and the AlGaN barrier layer are formed, a nucleation layer and a buffer layer, wherein the nucleation layer and the buffer layer are stacked, the nucleation layer is located between the substrate and the buffer layer, and the buffer layer is located between the nucleation layer and the GaN channel layer.

16 . The method according to claim 8 , wherein

the source and the drain each comprise ohmic contact metal in contact with the AlGaN barrier layer and the GaN channel layer, and

the ohmic contact metal is in stepped contact with the AlGaN barrier layer.

17 . A power amplifier, comprising:

a high electron mobility transistor;

a first electronic component; and

a second electronic component, wherein

the high electron mobility transistor comprises:

a substrate;

a source;

a drain;

a GaN channel layer; and

an AlGaN barrier layer;

a nucleation layer; and

a buffer layer, wherein

the GaN channel layer and the AlGaN barrier layer are sequentially stacked on the substrate,

the AlGaN barrier layer includes two through holes that are spaced apart from each other,

each of the two through holes penetrates the AlGaN barrier layer along a thickness direction of the AlGaN barrier layer,

each of the two through holes includes a hole wall having at least one stepped structure,

each of the two through holes has an upper opening away from the substrate and a lower opening close to the substrate,

the upper opening includes an opening area greater than an opening area of the lower opening,

the source and the drain each fill up a through hole from the two through holes, and the source and the drain are directly in contact with and connected to the GaN channel layer,

the nucleation layer and the buffer layer are sequentially stacked on the substrate,

the nucleation layer is located between the substrate and the buffer layer,

the buffer layer is located between the nucleation layer and the GaN channel laver,

the buffer layer includes a material made of graded AlGaN or GaN/AlN superlattices,

a content of Al in the graded AlGaN gradually increases along a direction close to the substrate, and

the buffer layer has a thickness greater than or equal to 0.1 μm and less than or equal to 10 μm.

18 . The power amplifier of claim 17 , wherein

the high electron mobility transistor further comprises a gate,

the source of the high electron mobility transistor is grounded,

the drain of the high electron mobility transistor is connected to the first electronic component, and

the gate of the high electron mobility transistor is connected to the second electronic component.

19 . The power amplifier of claim 17 , wherein

the source and the drain each comprise ohmic contact metal in contact with the AlGaN barrier layer and the GaN channel layer, and

the ohmic contact metal is in stepped contact with the AlGaN barrier layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2023
From: JIANG, TENG; WU, XIAOXIANG; TAN, SIKE
To: HUAWEI TECHNOLOGIES CO., LTD.
Reel/Frame 064854/0809 →
Priority Claims (1)
CN 202011511828.5 · Dec 18, 2020 · national
Continuity (2)
Continuation PCTCN2021131765 · Nov 19, 2021
Related Publication 20230352558A1 · Nov 2, 2023
References Cited (34)
US 9153573B2 · Yamada · 2015 [cited by examiner]
US 11489068B2 · Lucolano · 2022 [cited by examiner]
US 11721763B2 · Tsai · 2023 [cited by examiner]
US 12211923B2 · Cheng · 2025 [cited by examiner]
US 20030218183A1 · Micovic et al. · 2003 [cited by applicant]
US 20070254419A1 · Kanda · 2007 [cited by examiner]
US 20110272665A1 · Yamaguchi et al. · 2011 [cited by applicant]
US 20120007098A1 · Sakurai · 2012 [cited by examiner]
US 20140097473A1 · Ikura · 2014 [cited by applicant]
US 20200111876A1 · Wang et al. · 2020 [cited by applicant]
US 20200161447A1 · Chou et al. · 2020 [cited by applicant]
CN 102130158A · 2011 [cited by applicant]
CN 102315262A · 2012 [cited by applicant]
CN 103377926A · 2013 [cited by applicant]
CN 103972069A · 2014 [cited by applicant]
CN 106033724A · 2016 [cited by applicant]
CN 106531621A · 2017 [cited by applicant]
CN 106783614A · 2017 [cited by applicant]
CN 107591439A · 2018 [cited by applicant]
CN 109103249A · 2018 [cited by applicant]
CN 109671776A · 2019 [cited by applicant]
JP 2008072083 · 2008 [cited by examiner]
JP 2008072083A · 2008 [cited by applicant]
KR 20020049163A · 2002 [cited by applicant]
KR 20090029897A · 2009 [cited by applicant]
KR 20100034921A · 2010 [cited by applicant]
Office Action for Chinese Application No. 202011511828.5 dated Oct. 18, 2024, 10 pages. [cited by applicant]
European Search Report for EP Application No. 21905441.8 dated Apr. 19, 2024, 6 pages. [cited by applicant]
J. Zhang et al., “Ultralow-Contact-Resistance Au-Free Ohmic Contacts With Low Annealing Temperature on AlGaN/GaN Heterostructures,” in IEEE Electron Device Letters, vol. 39, No. 6, pp. 847-850, total: 4 pages. [cited by applicant]
Haijiang Yu, L. McCarthy, S. Rajan et al “Ion Implanted AlGaN—GaN HEMTs With Nonalloyed Ohmic Contacts,” IEEE Electron Device Letters May 26, 2005, 283-285, total: 3 pages. [cited by applicant]
D. F. Brown et al., “W-band power performance of AlGaN/GaN DHFETs with regrown n+ GaN ohmic contacts by MBE,” 2011 International Electron Devices Meeting, Washington, DC, 2011, pp. 19.3.1-19.3.4, total: 4 pages. [cited by applicant]
International Search Report and Written Opinion issued in PCT/CN2021/131765, dated Feb. 15, 2022, 9 pages. [cited by applicant]
Shi Changxin:“High-speed GaAs integrated circuits” (with English-language translation), (Jan. 1991), total 13 pages. [cited by applicant]
Pei Yungqing et al. Design and Application of Switching Voltage Regulator Power Supply-2nd Edition, Machinery Industry Press, Oct. 2020, total 5 pages. [cited by applicant]