IP Library › Granted Patent US 8,816,399
Granted Patent B2
US 8,816,399 · App. 13/937,557 · Granted Aug 26, 2014

Semiconductor device

Inventor: Yoshihiro Ikura (Kanagawa, JP)
Assignees: Furukawa Electric Co., Ltd.; Fuji Electric Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,816,399
App. No.
13/937,557
Granted
Aug 26, 2014
Kind
B2
Abstract

A semiconductor device includes: an electron transit layer formed on a substrate and of a group III nitride-based compound semiconductor; an electron supply layer formed on the electron transit layer and of a group III nitride-based compound semiconductor having a higher band gap energy than the transit layer; a field plate layer formed on the supply layer, formed of a non-p-type group III nitride-based compound semiconductor, and having a lower band gap energy than the supply layer; a first electrode forming an ohmic contact with a two-dimensional electron gas layer in the transit layer at an interface thereof with the supply layer; and a second electrode forming a Schottky contact with the electron gas layer. The second electrode forms an ohmic contact, at a side wall of the field plate layer, with two-dimensional hole gas in the field plate layer at an interface thereof with the supply layer.

Claims (15)

1. A semiconductor device, comprising:

an electron transit layer that is formed on a substrate and formed of a group III nitride-based compound semiconductor;

an electron supply layer that is formed on the electron transit layer and formed of a group III nitride-based compound semiconductor having a higher band gap energy than the electron transit layer;

a field plate layer that is formed on the electron supply layer, is formed of a non-p-type group III nitride-based compound semiconductor, and has a lower band gap energy than the electron supply layer;

a first electrode that is formed so as to form an ohmic contact with a two-dimensional electron gas layer generated in the electron transit layer at an interface between the electron transit layer and the electron supply layer; and

a second electrode that is formed so as to form a Schottky contact with the two-dimensional electron gas layer, wherein

the second electrode forms an ohmic contact, at a side wall of the field plate layer, with two-dimensional hole gas generated in the field plate layer at an interface between the field plate layer and the electron supply layer.

2. The semiconductor device according to claim 1 , wherein the side wall of the field plate layer is tilted, with respect to a plane perpendicular to a surface of the electron supply layer, opposite to the second electrode.

3. The semiconductor device according to claim 1 , further comprising a recessed portion that is formed from the surface of the electron supply layer to a predetermined depth in the electron supply layer or the electron transit layer, wherein the second electrode is formed from inside of the recessed portion to the side wall of the field plate layer.

4. The semiconductor device according to claim 3 , wherein

the predetermined depth, from the surface of the electron supply layer, of the recessed portion is 10 nm or greater, and

a thickness of the electron transit layer directly under the recessed portion is 20 nm or greater.

5. The semiconductor device according to claim 1 , wherein the field plate layer has a region that is located at an electron supply layer side and has band gap energy that continuously or stepwisely decreases from the electron supply layer side to a side opposite to the electron supply layer.

6. The semiconductor device according to claim 5 , wherein a thickness of the region is 10 nm or greater.

7. The semiconductor device according to claim 1 , wherein the second electrode is formed on at least a part of a top surface of the field plate layer of the non-p-type.

Assignments (3)
NUNC PRO TUNC ASSIGNMENT Recorded Sep 17, 2024
From: FURUKAWA ELECTRIC CO., LTD.
To: FUJI ELECTRIC CO., LTD.
Reel/Frame 068606/0107 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 12, 2014
From: ADVANCED POWER DEVICE RESEARCH ASSOCIATION
To: FURUKAWA ELECTRIC CO., LTD.; FUJI ELECTRIC CO., LTD.
Reel/Frame 032202/0112 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 9, 2013
From: IKURA, YOSHIHIRO
To: ADVANCED POWER DEVICE RESEARCH ASSOCIATION
Reel/Frame 030759/0371 →
Priority Claims (1)
JP 2012-224356 · Oct 9, 2012 · national
Continuity (1)
Related Publication 20140097473A1 · Apr 10, 2014