IP Library Granted Patent US 12,360,918
Granted Patent B2
US 12,360,918 · App. 18/455,479 · Granted Jul 15, 2025

Memory pools in a memory model for a unified computing system

Inventors: Anthony Asaro (Markham, CA); Kevin Normoyle (Los Gatos, CA); Mark Hummel (Franklin, MA)
Assignee: Onesta IP, LLC
G06F12/1036G06F12/0284G06F12/0646G06F12/08G06F12/109G06F12/10G06F2212/1012G06F2212/152G06F2212/656G06F2212/657
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,360,918
App. No.
18/455,479
Granted
Jul 15, 2025
Kind
B2
Abstract

A method and system for providing memory in a computer system. The method includes receiving a memory access request for a shared memory address from a processor, mapping the received memory access request to at least one virtual memory pool to produce a mapping result, and providing the mapping result to the processor.

Claims (28)

1. A method for providing memory in a computer system, the method comprising:

receiving a memory access request for a shared memory address;

mapping the received memory access request to at least one virtual memory pool to produce a mapping result; and

performing the memory access request using the mapping result.

2. The method of claim 1 , wherein the mapping of the memory access request to the at least one memory pool to produce a mapping result depends on a processor from which the memory operation originated.

3. The method of claim 1 , wherein a processor uses the mapping result to perform the memory access request.

4. The method of claim 1 , wherein the at least one virtual memory pool is associated with at least one memory resource.

5. The method of claim 1 , wherein the at least one virtual memory pool is associated with only one physical memory resource.

6. The method of claim 1 , wherein the at least one virtual memory pool is associated with a plurality of physical memory resources.

7. The method of claim 1 , wherein the at least one virtual memory pool is not accessible by one processor of a plurality of processors.

8. The method of claim 1 , wherein the at least one virtual memory pool is accessible by all processors of a plurality of processors.

9. The method of claim 1 , wherein the at least one virtual memory pool is accessible only by a specific type of processor.

10. A computer system comprising:

a shared memory;

a processor; and

a memory instruction mapper, wherein the memory instruction mapper is configured to:

receive a memory access request for a shared memory address from the processor;

map the received memory access request to at least one virtual memory pool to produce a mapping result; and

provide the mapping result to the processor.

11. The computer system of claim 10 , wherein the mapping of the memory access request to the at least one virtual memory pool to produce a mapping result depends on the processor from which the memory operation originated.

12. The computer system of claim 10 , wherein the processor is configured to perform the memory access request using the mapping result.

13. The computer system of claim 10 , wherein the processor uses the mapping result to perform the memory access request.

14. The computer system of claim 10 , wherein the at least one virtual memory pool is associated with at least one memory resource.

15. The computer system of claim 10 , wherein the at least one virtual memory pool is associated with only one physical memory resource.

16. The computer system of claim 10 , wherein the at least one virtual memory pool is associated with a plurality of physical memory resources.

17. The computer system of claim 10 , wherein the at least one virtual memory pool is not accessible by one processor of a plurality of processors.

18. The computer system of claim 10 , wherein the at least one virtual memory pool is accessible by all processors of a plurality of processors.

19. The computer system of claim 10 , wherein the at least one virtual memory pool is accessible only by a specific type of processor.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 18, 2024
From: ADVANCED MICRO DEVICES, INC.
To: ONESTA IP, LLC
Reel/Frame 069381/0951 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 15, 2024
From: ATI TECHNOLOGIES ULC
To: ONESTA IP, LLC
Reel/Frame 069379/0556 →
Continuity (8)
Continuation 17471552 · Sep 10, 2021
Continuation 16443385 · Jun 17, 2019
Continuation 15695683 · Sep 5, 2017
Continuation 15254466 · Sep 1, 2016
Continuation 14833850 · Aug 24, 2015
Continuation 13724879 · Dec 21, 2012
Provisional Application 61617405 · Mar 29, 2012
Related Publication 20230401159A1 · Dec 14, 2023
References Cited (28)
US 5721858A · White et al. · 1998 [cited by applicant]
US 5956754A · Kimmel · 1999 [cited by applicant]
US 7587721B2 · Schmidt et al. · 2009 [cited by applicant]
US 7908454B2 · Leung et al. · 2011 [cited by applicant]
US 8531471B2 · Chen et al. · 2013 [cited by applicant]
US 9116809B2 · Asaro · 2015 [cited by examiner]
US 9448930B2 · Asaro · 2016 [cited by examiner]
US 11119944B2 · Asaro · 2021 [cited by examiner]
US 11741019B2 · Asaro · 2023 [cited by examiner]
US 20040230762A1 · Allen et al. · 2004 [cited by applicant]
US 20060069878A1 · Aguilar, Jr. et al. · 2006 [cited by applicant]
US 20060143595A1 · Dostert et al. · 2006 [cited by applicant]
US 20070076008A1 · Osborne · 2007 [cited by applicant]
US 20070020427A1 · Gaiarsa et al. · 2007 [cited by applicant]
US 20090210649A1 · Wan et al. · 2009 [cited by applicant]
US 20090307690A1 · Logan · 2009 [cited by examiner]
US 20100077155A1 · Cohen · 2010 [cited by applicant]
US 20110113210A1 · Klapman et al. · 2011 [cited by applicant]
US 20110161620A1 · Kaminski et al. · 2011 [cited by applicant]
US 20110185129A1 · Landau et al. · 2011 [cited by applicant]
US 20120179889A1 · Krauss · 2012 [cited by applicant]
US 20120221765A1 · Yoo et al. · 2012 [cited by applicant]
US 20120272241A1 · Nonaka et al. · 2012 [cited by applicant]
US 20130159664A1 · Blinzer et al. · 2013 [cited by applicant]
US 20130262784A1 · Asaro et al. · 2013 [cited by applicant]
US 20140049551A1 · Rao et al. · 2014 [cited by applicant]
US 20140306972A1 · Zhou · 2014 [cited by applicant]
US 20150370721A1 · Morris et al. · 2015 [cited by applicant]