IP Library Granted Patent US 12,695,388
Granted Patent B2
US 12,695,388 · App. 18/481,779 · Granted Jul 28, 2026

Resonant converter with dual-mode control

Inventors: Chen-Hua Chiu (New Taipei City, TW); Sangcheol Moon (Bucheon-si, KR)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H02M3/33573H02M1/0032H02M1/0058H02M1/083H02M3/01H02M1/0054
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,695,388
App. No.
18/481,779
Filed
Oct 5, 2023
Granted
Jul 28, 2026
Kind
B2
Art Unit
2838
USPC
363/17
Abstract

It may be desirable to limit the switching frequency of a pulse frequency modulated (PFM) resonant converter, however certain load conditions and/or startup condition require high switching frequencies to regulate an output voltage. The disclosed resonant converter can limit a maximum switching frequency while regulating an output voltage by shifting from PFM to phase-difference modulation based on a load condition. The appropriate modulation can be applied based on a comparison between a charge-control signal and a load-control signal.

Claims (31)

1 . A method for controlling switching of a full bridge switching network of a resonant converter, the method including:

assessing a charge-control signal criterion that is satisfied when a charge-control signal is greater than or equal to a load-control signal;

changing states of first totem pole switching signals for the full bridge switching network when the charge-control signal criterion is satisfied;

assessing a first clock-timer signal criterion that is satisfied when a first clock-timer signal is greater than or equal to a minimum switching period signal; and

maintaining states of second totem pole switching signals for the full bridge switching network until both the charge-control signal criterion and the first clock-timer signal criterion are satisfied, thereby clamping a switching frequency of the first totem pole switching signals and the second totem pole switching signals at a target frequency defined by the minimum switching period signal.

2 . The method according to claim 1 , wherein maintaining states of the second totem pole switching signals for the full bridge switching network until both the charge-control signal criterion and the first clock-timer signal criterion are satisfied results in a phase difference between the first totem pole switching signals and the second totem pole switching signals when the charge-control signal criterion is satisfied before the first clock-timer signal criterion is satisfied.

3 . The method according to claim 2 , wherein the phase difference reduces a power injection period of the full bridge switching network.

4 . The method according to claim 2 , wherein maintaining states of the second totem pole switching signals for the full bridge switching network until both the charge-control signal criterion and the first clock-timer signal criterion are satisfied results in no phase difference between the first totem pole switching signals and the second totem pole switching signals when the charge-control signal criterion is satisfied after the first clock-timer signal criterion is satisfied.

5 . A method for controlling switching of a switching network of a resonant converter, the method including:

generating a charge-control signal corresponding to a charge of a resonant network of the resonant converter;

generating a load-control signal based on a voltage reference and an output from a rectifier network of the resonant converter;

providing the charge-control signal and the load-control signal as feedback to a switching controller of the resonant converter; and

providing switching signals from the switching controller to a first totem pole circuit and a second totem pole circuit of the resonant converter based on a control mode of the resonant converter, wherein the control mode includes:

assessing a charge-control signal criterion that is satisfied when the charge-control signal is greater than or equal to the load-control signal;

changing states of the switching signals for the first totem pole circuit when the charge-control signal criterion is satisfied;

assessing a first clock-timer signal criterion that is satisfied when a first clock-timer signal is greater than or equal to a minimum switching period signal; and

maintaining states of the switching signals for the second totem pole circuit until both the charge-control signal criterion and the first clock-timer signal criterion are satisfied, thereby clamping a switching frequency of the switching signals at a target frequency defined by the minimum switching period signal.

6 . The method of claim 5 , wherein generating the charge-control signal comprises:

generating the charge-control signal by sensing a current of the resonant network;

integrating the current to obtain the charge; and

providing the charge as a charge-control feedback signal to the switching controller.

7 . The method of claim 6 , wherein generating the charge-control signal is performed while the resonant network is coupled to an integrator circuit.

8 . The method of claim 5 , wherein the resonant network comprises an LLC resonant network, and wherein generating the charge-control signal comprises:

detecting a voltage across a series capacitor of the LLC resonant network.

9 . A non-transitory computer-readable medium storing instructions which, when executed by a processor, cause the processor to perform a method for controlling switching of a full bridge switching network of a resonant converter, the method including:

assessing a charge-control signal criterion that is satisfied when a charge-control signal is greater than or equal to a load-control signal;

changing states of first totem pole switching signals for the full bridge switching network when the charge-control signal criterion is satisfied;

assessing a first clock-timer signal criterion, wherein the first clock-timer signal criterion is satisfied when a first clock-timer signal is greater than or equal to a minimum switching period signal; and

maintaining states of second totem pole switching signals for the full bridge switching network until both the charge-control signal criterion and the first clock-timer signal criterion are satisfied, thereby clamping a switching frequency of the first totem pole switching signals and the second totem pole switching signals at a target frequency defined by the minimum switching period signal.

10 . The non-transitory computer-readable medium of claim 9 , wherein maintaining the states comprises modulating a phase difference between the first totem pole switching signals and the second totem pole switching signals, after clamping the switching frequency.

11 . The non-transitory computer-readable medium of claim 10 , wherein the phase difference reduces a power injection period of the full bridge switching network.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2023
From: CHIU, CHEN-HUA; MOON, SANGCHEOL
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 065139/0419 →
Continuity (2)
Division 17191073 · Mar 3, 2021
Related Publication 20240048057A1 · Feb 8, 2024
References Cited (91)
US 4855888A · Henze et al. · 1989 [cited by applicant]
US 4967332A · Claydon · 1990 [cited by examiner]
US 5099202A · Claydon · 1992 [cited by examiner]
US 5227961A · Claydon · 1993 [cited by examiner]
US 5291384A · Mammano et al. · 1994 [cited by applicant]
US 6016052A · Vaughn · 2000 [cited by examiner]
US 6259615B1 · Lin · 2001 [cited by examiner]
US 6396715B1 · Zhang et al. · 2002 [cited by applicant]
US 10193455B2 · Moon et al. · 2019 [cited by applicant]
US 10554136B1 · Miletic · 2020 [cited by applicant]
US 11038430B2 · Brennan · 2021 [cited by examiner]
US 20040160794A1 · Lin · 2004 [cited by examiner]
US 20050174818A1 · Lin · 2005 [cited by examiner]
US 20060077700A1 · Lin · 2006 [cited by examiner]
US 20060215424A1 · Aso et al. · 2006 [cited by applicant]
US 20080247194A1 · Ying · 2008 [cited by examiner]
US 20090129125A1 · Yang · 2009 [cited by examiner]
US 20090135631A1 · Yang · 2009 [cited by examiner]
US 20110103097A1 · Wang · 2011 [cited by examiner]
US 20110128758A1 · Ueno et al. · 2011 [cited by applicant]
US 20110176335A1 · Li et al. · 2011 [cited by applicant]
US 20110299301A1 · Huang · 2011 [cited by applicant]
US 20120229034A1 · Yu · 2012 [cited by examiner]
US 20130010503A1 · Choi · 2013 [cited by applicant]
US 20130257301A1 · Tran et al. · 2013 [cited by applicant]
US 20140355313A1 · Nishikawa · 2014 [cited by applicant]
US 20150009717A1 · Chen · 2015 [cited by examiner]
US 20150084428A1 · Moon et al. · 2015 [cited by applicant]
US 20150109827A1 · Poshtkouhi et al. · 2015 [cited by applicant]
US 20150138841A1 · Pahlevaninezhad et al. · 2015 [cited by applicant]
US 20150155788A1 · Wagner · 2015 [cited by applicant]
US 20150180345A1 · Frost · 2015 [cited by examiner]
US 20150222193A1 · Zambetti et al. · 2015 [cited by applicant]
US 20150229225A1 · Jang · 2015 [cited by examiner]
US 20150333634A1 · Yoshida · 2015 [cited by examiner]
US 20150365005A1 · Panov · 2015 [cited by examiner]
US 20160087543A1 · Jin et al. · 2016 [cited by applicant]
US 20160111964A1 · Oki et al. · 2016 [cited by applicant]
US 20160190940A1 · Yan et al. · 2016 [cited by applicant]
US 20160248332A1 · Ohtake · 2016 [cited by examiner]
US 20160365804A1 · Nakagawa et al. · 2016 [cited by applicant]
US 20170093296A1 · Chen · 2017 [cited by examiner]
US 20170110973A1 · Chen · 2017 [cited by examiner]
US 20170223792A1 · Elferich · 2017 [cited by examiner]
US 20180054111A1 · Moon et al. · 2018 [cited by applicant]
US 20180054130A1 · Moon · 2018 [cited by examiner]
US 20180054133A1 · Moon · 2018 [cited by examiner]
US 20180054134A1 · Moon · 2018 [cited by examiner]
US 20180076723A1 · Li · 2018 [cited by examiner]
US 20180278167A1 · Deboy et al. · 2018 [cited by applicant]
US 20180301995A1 · Chang · 2018 [cited by examiner]
US 20180302000A1 · Moon et al. · 2018 [cited by applicant]
US 20180309373A1 · Chang · 2018 [cited by examiner]
US 20190044430A1 · Moon · 2019 [cited by examiner]
US 20190068071A1 · Jia · 2019 [cited by examiner]
US 20190157860A1 · Duvnjak · 2019 [cited by applicant]
US 20190200441A1 · Zhu et al. · 2019 [cited by applicant]
US 20190260232A1 · Liu et al. · 2019 [cited by applicant]
US 20190326758A1 · Zhu et al. · 2019 [cited by applicant]
US 20200007043A1 · Miao · 2020 [cited by examiner]
US 20200112244A1 · Chen et al. · 2020 [cited by applicant]
US 20200169176A1 · Murata · 2020 [cited by examiner]
US 20200195124A1 · Mayell et al. · 2020 [cited by applicant]
US 20200195144A1 · Gekinozu · 2020 [cited by examiner]
US 20200195149A1 · Mayell et al. · 2020 [cited by applicant]
US 20200195154A1 · Mayell et al. · 2020 [cited by applicant]
US 20200195161A1 · Mayell et al. · 2020 [cited by applicant]
US 20200287468A1 · Mizutani · 2020 [cited by examiner]
US 20200350815A1 · Wei · 2020 [cited by examiner]
US 20210028712A1 · Yu · 2021 [cited by examiner]
US 20210036612A1 · Deng · 2021 [cited by examiner]
US 20210067045A1 · Zhang · 2021 [cited by examiner]
US 20210070185A1 · Liu · 2021 [cited by examiner]
US 20210111620A1 · Jin · 2021 [cited by examiner]
US 20210135666A1 · Wang et al. · 2021 [cited by applicant]
US 20210194377A1 · Deng · 2021 [cited by examiner]
US 20210203236A1 · Zhang · 2021 [cited by examiner]
US 20210384840A1 · Kumar et al. · 2021 [cited by applicant]
US 20220103080A1 · Yang · 2022 [cited by examiner]
US 20220166327A1 · Liu · 2022 [cited by examiner]
US 20220182024A1 · Nguyen et al. · 2022 [cited by applicant]
US 20220321016A1 · Khaligh et al. · 2022 [cited by applicant]
US 20220337166A1 · Chan · 2022 [cited by examiner]
US 20230022357A1 · Chen · 2023 [cited by examiner]
US 20230088584A1 · Panov · 2023 [cited by examiner]
US 20230238831A1 · Choi · 2023 [cited by examiner]
EP 0625820A2 · 1994 [cited by applicant]
ON Semiconductor, “Current Mode Resonant Controller, with Integrated High-Voltage Drivers, High Performance,” NCP1399 Series Data Sheet [Revised Oct. 2019]. [cited by applicant]
Fairchild Semiconductor, “Advanced Secondary Side LLC Resonant Converter Controller with Synchronous Rectifier Control,” FAN7688 Data Sheet [Revised Nov. 2015]. [cited by applicant]
Yudi, M. Xingkui, Z. Zhe and Y. Shi, “New hybrid control for wide input full-bridge LLC resonant DC/DC converter,” 2018 3rd International Conference on Intelligent Green Building and Smart Grid (IGBSG), Yi-Lan, 2018, pp… [cited by applicant]
B. McDonald and F. Wang, “LLC performance enhancements with frequency and phase shift modulation control,” 2014 IEEE Applied Power Electronics Conference and Exposition—APEC 2014, Fort Worth, TX, 2014, pp. 2036-2040, do… [cited by applicant]