IP Library Granted Patent US 12,199,198
Granted Patent B2
US 12,199,198 · App. 18/493,996 · Granted Jan 14, 2025

Semiconductor devices with single-photon avalanche diodes, light scattering structures, and multiple isolation structures

Inventors: Marc Allen Sulfridge (Boise, ID); Anne Deignan (County Limerick, IE); Nader Jedidi (Cork, IE); Michael Gerard Keyes (Dromcollogher, IE)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L31/02027G02B3/06H01L27/14605H01L27/14621H01L27/14627H01L27/14629H01L27/1463H01L27/14643H01L27/14649H01L31/02327H01L31/055H01L31/107H01L27/1464H04N25/63
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,199,198
App. No.
18/493,996
Granted
Jan 14, 2025
Kind
B2
Abstract

An imaging device may include single-photon avalanche diodes (SPADs). To improve the sensitivity and signal-to-noise ratio of the SPADs, light scattering structures may be formed in the semiconductor substrate to increase the path length of incident light through the semiconductor substrate. To mitigate crosstalk, multiple rings of isolation structures may be formed around the SPAD. An outer deep trench isolation structure may include a metal filler such as tungsten and may be configured to absorb light. The outer deep trench isolation structure therefore prevents crosstalk between adjacent SPADs. Additionally, one or more inner deep trench isolation structures may be included. The inner deep trench isolation structures may include a low-index filler to reflect light and keep incident light in the active area of the SPAD.

Claims (34)

1. A semiconductor device comprising:

a substrate having a thickness;

a photosensitive element in the substrate;

a first isolation structure in the substrate that forms a first ring around the photosensitive element; and

a second isolation structure in the substrate that forms a second ring around the photosensitive element, wherein the second isolation structure has a depth that is less than the thickness, wherein the second isolation structure comprises a trench in the substrate, wherein the trench has first and second opposing sides connected by a third side, and wherein the second isolation structure comprises a p-type doped liner adjacent to the first, second, and third sides of the trench.

2. The semiconductor device defined in claim 1 , wherein the first isolation structure comprises an additional trench and a metal filler in the additional trench.

3. The semiconductor device defined in claim 2 , wherein the metal filler comprises tungsten.

4. The semiconductor device defined in claim 1 , wherein the first isolation structure comprises an additional trench and a light absorbing filler in the additional trench.

5. The semiconductor device defined in claim 4 , wherein the second isolation structure comprises a low-index filler in the trench.

6. The semiconductor device defined in claim 1 , wherein the second isolation structure is interposed between the first isolation structure and the photosensitive element.

7. The semiconductor device defined in claim 6 , wherein the first isolation structure is configured to absorb light and wherein the second isolation structure is configured to reflect light.

8. The semiconductor device defined in claim 6 , wherein the first isolation structure is a front side isolation structure and wherein the second isolation structure is a backside isolation structure.

9. The semiconductor device defined in claim 1 , further comprising:

a plurality of light scattering structures in the substrate over the photosensitive element.

10. The semiconductor device defined in claim 1 , wherein the p-type doped liner is coupled to a bias voltage and serves as an anode contact for the photosensitive element.

11. The semiconductor device defined in claim 1 , wherein the first isolation structure forms the first ring around the photosensitive element within a given plane, wherein the second isolation structure forms the second ring around the photosensitive element within the given plane, wherein the second isolation structure is interposed between the first isolation structure and the photosensitive element within the given plane, and wherein the first isolation structure extends completely through the thickness of the substrate.

12. A semiconductor device comprising:

a substrate;

a photosensitive element in the substrate;

a first ring-shaped isolation structure having a central opening, wherein the photosensitive element is in the central opening; and

a second ring-shaped isolation structure that surrounds the photosensitive element and that is in the central opening, wherein the second ring-shaped isolation structure is interposed between the photosensitive element and the first ring-shaped isolation structure and wherein the second ring-shaped isolation structure is more reflective than the first ring-shaped isolation structure.

13. The semiconductor device defined in claim 12 , wherein the substrate has a thickness, wherein the first ring-shaped isolation structure extends completely through the thickness of the substrate, and wherein the second ring-shaped isolation structure has a depth that is less than the thickness.

14. The semiconductor device defined in claim 13 , wherein the substrate has first and second opposing sides and wherein the semiconductor device further comprises:

a plurality of light scattering structures in the first side of the substrate over the photosensitive element, wherein the second ring-shaped isolation structure extends from the second side of the substrate towards the first side of the substrate.

15. The semiconductor device defined in claim 12 , wherein the first ring-shaped isolation structure comprises a trench and a metal filler in the trench and wherein the metal filler is coupled to a bias voltage and serves as an anode contact for the photosensitive element.

16. The semiconductor device defined in claim 12 , wherein the second ring-shaped isolation structure comprises a trench in the substrate and a p-type doped liner adjacent to the trench and wherein the p-type doped liner is coupled to a bias voltage and serves as an anode contact for the photosensitive element.

17. A semiconductor device comprising:

a substrate;

a photosensitive element in the substrate;

a first isolation structure in the substrate that forms a first ring around the photosensitive element; and

a second isolation structure in the substrate that forms a second ring around the photosensitive element, wherein the first isolation structure comprises a metal filler and a passivation coating that is interposed between the metal filler and the substrate, and wherein the passivation coating has an opening where the metal filler directly contacts the substrate.

18. The semiconductor device defined in claim 17 , wherein the first isolation structure extends completely through a thickness of the substrate and wherein the second isolation structure extends only partially through the thickness of the substrate.

19. The semiconductor device defined in claim 17 , wherein the photosensitive element is a single-photon avalanche diode.

20. The semiconductor device defined in claim 17 , wherein the metal filler is an anode contact for the photosensitive element, wherein the first isolation structure forms the first ring around the photosensitive element within a given plane, wherein the second isolation structure forms the second ring around the photosensitive element within the given plane, and wherein the second isolation structure is interposed between the first isolation structure and the photosensitive element within the given plane.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 25, 2023
From: SULFRIDGE, MARC ALLEN; DEIGNAN, ANNE; JEDIDI, NADER; KEYES, MICHAEL GERARD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 065337/0293 →
Continuity (4)
Continuation 16949228 · Oct 21, 2020
Provisional Application 62981902 · Feb 26, 2020
Provisional Application 62943475 · Dec 4, 2019
Related Publication 20240055537A1 · Feb 15, 2024
References Cited (40)
US 7054534B1 · Gunn, III et al. · 2006 [cited by applicant]
US 7800192B2 · Venezia et al. · 2010 [cited by applicant]
US 8889455B2 · Duane et al. · 2014 [cited by applicant]
US 9373732B2 · Velichko · 2016 [cited by applicant]
US 10304987B2 · Droz et al. · 2019 [cited by applicant]
US 11032496B2 · Webster · 2021 [cited by applicant]
US 11289524B2 · Sulfridge et al. · 2022 [cited by applicant]
US 11837670B2 · Sulfridge · 2023 [cited by examiner]
US 20070075423A1 · Ke et al. · 2007 [cited by applicant]
US 20080303932A1 · Wang et al. · 2008 [cited by applicant]
US 20130015331A1 · Birk et al. · 2013 [cited by applicant]
US 20130082286A1 · Finkelstein et al. · 2013 [cited by applicant]
US 20130193546A1 · Webster et al. · 2013 [cited by applicant]
US 20140015085A1 · Ikeda et al. · 2014 [cited by applicant]
US 20140049783A1 · Royo Royo et al. · 2014 [cited by applicant]
US 20140077323A1 · Velichko et al. · 2014 [cited by applicant]
US 20150340391A1 · Webster · 2015 [cited by applicant]
US 20170339355A1 · Lenchenkov et al. · 2017 [cited by applicant]
US 20170366769A1 · Milnar et al. · 2017 [cited by applicant]
US 20180026147A1 · Zhang et al. · 2018 [cited by applicant]
US 20180158965A1 · Pei · 2018 [cited by examiner]
US 20180182806A1 · Jin et al. · 2018 [cited by applicant]
US 20180211990A1 · Yorikado et al. · 2018 [cited by applicant]
US 20180308881A1 · Hynecek · 2018 [cited by applicant]
US 20190097031A1 · Alexander · 2019 [cited by examiner]
US 20190097075A1 · Rae · 2019 [cited by applicant]
US 20190131339A1 · Chiang et al. · 2019 [cited by applicant]
US 20190131478A1 · Wang et al. · 2019 [cited by applicant]
US 20190165026A1 · Kuo · 2019 [cited by examiner]
US 20190326482A1 · Brick et al. · 2019 [cited by applicant]
US 20200020730A1 · Milnar et al. · 2020 [cited by applicant]
US 20200058808A1 · Morimoto et al. · 2020 [cited by applicant]
US 20200284883A1 · Ferreira et al. · 2020 [cited by applicant]
US 20210029311A1 · Webster · 2021 [cited by examiner]
US 20210082978A1 · Hsieh · 2021 [cited by applicant]
US 20210408090A1 · Kohyama · 2021 [cited by applicant]
US 20220199668A1 · Ootani et al. · 2022 [cited by applicant]
Yokogawa et al.: “IR sensitivity enhancement of CMOS Image Sensor with diffractive light trapping pixels.” Scientific Reports 7, 3832 (2017). [cited by applicant]
Park et al.: “Pixel Technology for Improving IR Quantum Efficiency of Backside-illuminated CMOS Image Sensor.” International Image Sensor Society, 2019 Workshop. Jun. 23-27, 2019. [cited by applicant]
Green et al.: “Characterization of 23-Percent Efficient Silicon Solar Cells.” IEEE Transactions on Electron Devices. vol. 37, No. 2. Feb. 1990. [cited by applicant]