IP Library › Granted Patent US 12,244,355
Granted Patent B2
US 12,244,355 · App. 18/495,689 · Granted Mar 4, 2025

Interconnect networks using microLED-based optical links

Inventors: Robert Kalman (Mountain View, CA); Bardia Pezeshki (Mountain View, CA); Alexander Tselikov (Mountain View, CA); Cameron Danesh (Mountain View, CA)
Assignee: AvicenaTech, Corp.
H04B10/803G02B6/43H01L33/0045H04B10/25H04B10/27H04B10/40H04J14/0217H01L33/10
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,244,355
App. No.
18/495,689
Granted
Mar 4, 2025
Kind
B2
Abstract

Integrated circuit chips may be optically interconnected using microLEDs. Some interconnections may be vertically-launched parallel optical links. Some interconnections may be planar-launched parallel optical links.

Claims (19)

1. Optical interconnections for integrated circuit chips, comprising:

a plurality of substrates, each substrate having holes traversing through a body of the substrate from a first side to a second side of the substrate;

a plurality of integrated circuit chips mounted to the plurality of substrates;

a plurality of optoelectronic devices including microLEDs and photodetectors on the plurality of integrated circuit chips, the plurality of optoelectronic devices being within the holes of the plurality of substrates;

a plurality of vertically launched parallel optical links (VLPOLs) optically fitting within the holes of the plurality of substrates and interconnecting at least some of the plurality of optoelectronic devices; and

a plurality of planar launched parallel optical links (PLPOLs) optically interconnecting at least some of the plurality of optoelectronic devices.

2. The optical interconnections for integrated circuit chips of claim 1 , wherein at least some of the substrates define a plane, at least some of the substrates defining different planes.

3. The optical interconnections for integrated circuit chips of claim 1 , wherein the different planes are parallel to one another.

4. The optical interconnections for integrated circuit chips of claim 3 , wherein at least some of the substrates define a same plane.

5. The optical interconnections for integrated circuit chips of claim 4 , wherein PLPOLs interconnect integrated circuit chips on substrates defining the same plane and VLPOLs interconnect integrated circuit chips on substrates defining different planes.

6. The optical interconnections for integrated circuit chips of claim 1 , wherein the different planes are not parallel to one another.

7. The optical interconnections for integrated circuit chips of claim 6 , wherein the substrates are on surfaces of a bulk optical medium.

8. The optical interconnections for integrated circuit chips of claim 7 , wherein the bulk optical medium includes optical components.

9. The optical interconnections for integrated circuit chips of claim 1 , wherein the substrates define a same plane.

10. The optical interconnections for integrated circuit chips of claim 9 , wherein the PLPOLs and VLPOLs have a partial irregular hypercube interconnect topology.

11. The optical interconnections for integrated circuit chips of claim 1 , wherein the VLPOLs and PLPOLs are flexible multicore fibers.

12. The optical interconnections for integrated circuit chips of claim 1 , wherein the VLPOLs and PLPOLs are multicore waveguides.

13. The optical interconnections for integrated circuit chips of claim 1 , wherein the microLEDs of the plurality of optoelectronic devices each have an emitting region of less than or equal to 20 μm×20 μm.

14. The optical interconnections for integrated circuit chips of claim 1 , wherein the microLEDs of the plurality of optoelectronic devices each have an end with a lens formed on said end.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE NAME FROM AVICENATECH CORP. TO AVICENATECH, CORP. PREVIOUSLY RECORDED AT REEL: 66868 FRAME: 360. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jun 17, 2024
From: KALMAN, ROBERT; PEZESHKI, BARDIA; TSELIKOV, ALEXANDER; DANESH, CAMERON
To: AVICENATECH, CORP.
Reel/Frame 067766/0148 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 22, 2024
From: KALMAN, ROBERT; PEZESHKI, BARDIA; TSELIKOV, ALEXANDER; DANESH, CAMERON
To: AVICENATECH CORP.
Reel/Frame 066868/0360 →
Continuity (4)
Continuation 17229525 · Apr 13, 2021
Provisional Application 63009199 · Apr 13, 2020
Related Publication 20240137132A1 · Apr 25, 2024
Related Publication 20240235697A9 · Jul 11, 2024
References Cited (13)
US 6845184B1 · Yoshimura · 2005 [cited by examiner]
US 10585250B2 · Jou · 2020 [cited by examiner]
US 11824590B2 · Kalman · 2023 [cited by examiner]
US 20020158792A1 · Forsberg · 2002 [cited by examiner]
US 20150333831A1 · Lai · 2015 [cited by examiner]
US 20160020353A1 · Chu · 2016 [cited by examiner]
US 20170040306A1 · Kim · 2017 [cited by examiner]
US 20180239096A1 · Houbertz · 2018 [cited by examiner]
US 20180335589A1 · Jou · 2018 [cited by examiner]
US 20190207368A1 · Meister · 2019 [cited by examiner]
US 20190287908A1 · Dogiamis · 2019 [cited by examiner]
US 20200386390A1 · Chen · 2020 [cited by examiner]
US 20210096311A1 · Yu · 2021 [cited by examiner]