IP Library › Granted Patent US 12,733,560
Granted Patent B2
US 12,733,560 · App. 18/504,526 · Granted Sep 8, 2026

Hybrid bonding with selectively formed dielectric material

Inventors: Ravi Prakash Srivastava (Clifton Park, NY); Matthew Charles Gorfien (Saratoga Springs, NY)
Assignee: GLOBALFOUNDRIES U.S. Inc.
H10W99/00H10W72/90H10W72/9445H10W72/951H10W72/952H10W80/312H10W80/327
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,733,560
App. No.
18/504,526
Granted
Sep 8, 2026
Kind
B2
Abstract

A method for hybrid bonding a first semiconductor substrate to a second semiconductor substrate includes forming a first plurality of metal pads on a face of the first substrate, forming a second plurality of metal pads on a face of the second substrate, selectively forming a first dielectric layer over a first insulating material of the first substrate, selectively forming a second dielectric layer over a second insulating material of the second substrate, placing the face of the first substrate against the face of the second substrate so that the first dielectric layer contacts the second dielectric layer, and heating the first substrate and the second substrate to bond the first plurality of metal pads to the second plurality of metal pads. The first and second dielectric layers may be formed by an area selective deposition process.

Claims (49)

1 . A method for hybrid bonding a first wafer to a second wafer, the method comprising:

forming a first plurality of metal pads on a face of the first wafer;

forming a second plurality of metal pads on a face of the second wafer;

forming a first treatment layer over the first plurality of metal pads;

forming a second treatment layer over the second plurality of metal pads;

selectively forming a first dielectric layer over a first insulating material of the first wafer, wherein the first treatment layer inhibits the first dielectric layer from being formed over the first plurality of metal pads;

selectively forming a second dielectric layer over a second insulating material of the second wafer, wherein the second treatment layer inhibits the second dielectric layer from being formed over the second plurality of metal pads;

removing the first and second treatment layers;

placing the face of the first wafer against the face of the second wafer so that the first dielectric layer contacts the second dielectric layer, wherein the first plurality of metal pads are recessed below the first dielectric layer, and the second plurality of metal pads are recessed below the second dielectric layer; and

heating the first wafer and the second wafer to bond the first plurality of metal pads to the second plurality of metal pads.

2 . The method of claim 1 , wherein the first dielectric layer and the second dielectric layer are formed by an area selective deposition process.

3 . The method of claim 1 , wherein the first and second dielectric layers are capping dielectric materials.

4 . The method of claim 1 , wherein a thickness of each of the first dielectric layer and the second dielectric layer is 5 nm or less.

5 . The method of claim 1 , wherein at least one of the first wafer and the second wafer includes an optical waveguide.

6 . The method of claim 1 , wherein the first wafer and the second wafer include pad-free regions over a plurality of radio-frequency switches of the first wafer.

7 . The method of claim 6 , wherein adjacent metal pads are separated by a space of at least 15 μm in the pad-free regions.

8 . The method of claim 1 , wherein the first plurality of metal pads and the second plurality of metal pads have a first pitch and a second pitch that is higher than the first pitch.

9 . The method of claim 8 , wherein the first pitch is 5 μm or less.

10 . The method of claim 1 , wherein a width of the first plurality of metal pads and the second plurality of metal pads is 5 μm or less.

11 . The method of claim 1 , wherein the first plurality of metal pads and the second plurality of metal pads are copper.

12 . The method of claim 1 , wherein each of the first and second dielectric layers have an Rq of 0.5 nm or less.

13 . The method of claim 1 , wherein the first and second treatment layers are self-assembled monolayers.

14 . A hybrid bonded device formed by:

forming a first plurality of metal pads on a face of a first substrate;

forming a second plurality of metal pads on a face of a second substrate;

forming a first treatment layer over the first plurality of metal pads;

forming a second treatment layer over the second plurality of metal pads;

selectively forming a first dielectric layer over a first insulating material of the first substrate, wherein the first treatment layer inhibits the first dielectric layer from being formed over the first plurality of metal pads;

selectively forming a second dielectric layer over a second insulating material of the second substrate, wherein the second treatment layer inhibits the second dielectric layer from being formed over the second plurality of metal pads;

removing the first and second treatment layers;

placing the face of the first substrate against the face of the second substrate so that the first dielectric layer contacts the second dielectric layer, wherein the first plurality of metal pads are recessed below the first dielectric layer, and the second plurality of metal pads are recessed below the second dielectric layer; and

heating the first substrate and the second substrate to bond the first plurality of metal pads to the second plurality of metal pads,

wherein a thickness of each of the first dielectric layer and the second dielectric layer is 5 nm or less.

15 . A method for hybrid bonding a first semiconductor substrate to a second semiconductor substrate, the method comprising:

forming a first plurality of metal pads on a face of the first substrate;

forming a second plurality of metal pads on a face of the second substrate;

forming a first treatment layer over the first plurality of metal pads;

forming a second treatment layer over the second plurality of metal pads;

selectively forming a first dielectric layer over a first insulating material of the first substrate, wherein the first treatment layer inhibits the first dielectric layer from being formed over the first plurality of metal pads;

selectively forming a second dielectric layer over a second insulating material of the second substrate, wherein the second treatment layer inhibits the second dielectric layer from being formed over the second plurality of metal pads;

removing the first and second treatment layers;

placing the face of the first substrate against the face of the second substrate so that the first dielectric layer contacts the second dielectric layer, wherein the first plurality of metal pads are recessed below the first dielectric layer, and the second plurality of metal pads are recessed below the second dielectric layer; and

heating the first substrate and the second substrate to bond the first plurality of metal pads to the second plurality of metal pads,

wherein the first and second dielectric layers are formed by an area selective deposition process.

16 . The method of claim 15 , wherein a thickness of each of the first dielectric layer and the second dielectric layer is 5 nm or less.

17 . The method of claim 15 , wherein the first plurality of metal pads and the second plurality of metal pads have a first pitch and a second pitch that is higher than the first pitch.

18 . The method of claim 17 , wherein the first pitch is 5 μm or less.

19 . The method of claim 15 , wherein at least one of the first substrate and the second substrate includes an optical waveguide.

20 . The method of claim 15 , wherein the first substrate and the second substrate include pad-free regions over a plurality of radio-frequency switches of the first substrate, and adjacent metal pads are separated by a space of at least 15 μm in the pad-free regions.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 9, 2023
From: SRIVASTAVA, RAVI PRAKASH; GORFIEN, MATTHEW CHARLES
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 065509/0374 →
Continuity (1)
Related Publication 20250149499A1 · May 8, 2025
References Cited (32)
US 8159060B2 · Barth et al. · 2012 [cited by applicant]
US 8809123B2 · Liu et al. · 2014 [cited by applicant]
US 9666566B1 · Chen et al. · 2017 [cited by applicant]
US 9960129B2 · Liu et al. · 2018 [cited by applicant]
US 11004757B2 · Katkar · 2021 [cited by examiner]
US 11011494B2 · Gao · 2021 [cited by examiner]
US 11244916B2 · Uzoh · 2022 [cited by examiner]
US 11244920B2 · Uzoh · 2022 [cited by examiner]
US 11264345B2 · Enquist · 2022 [cited by examiner]
US 11393779B2 · Gao · 2022 [cited by examiner]
US 11735523B2 · Uzoh · 2023 [cited by examiner]
US 11804458B2 · Zhan · 2023 [cited by examiner]
US 11854835B2 · Lii · 2023 [cited by examiner]
US 11973045B2 · Chuang · 2024 [cited by examiner]
US 12191267B2 · Haba · 2025 [cited by examiner]
US 12266622B2 · Lo · 2025 [cited by examiner]
US 12456662B2 · Fountain, Jr. · 2025 [cited by examiner]
US 12506114B2 · Uzoh · 2025 [cited by examiner]
US 20130299986A1 · Sun · 2013 [cited by examiner]
US 20150171050A1 · Chen · 2015 [cited by examiner]
US 20190096842A1 · Fountain, Jr. · 2019 [cited by examiner]
US 20210082832A1 · Yang · 2021 [cited by examiner]
US 20210098290A1 · Hsueh · 2021 [cited by examiner]
US 20210249305A1 · Tapily · 2021 [cited by examiner]
US 20230108117A1 · Voronin · 2023 [cited by examiner]
US 20230299040A1 · Gupta · 2023 [cited by examiner]
US 20240047343A1 · Tong · 2024 [cited by examiner]
US 20240170444A1 · Lefevre · 2024 [cited by examiner]
US 20240234363A1 · Lefevre · 2024 [cited by examiner]
US 20250006674A1 · Uzoh · 2025 [cited by examiner]
Christopher Netzband et al., Wet Atomic Layer Etching of Copper Structures for Highly Scaled Copper Hybrid Bonding and Fully Aligned Vias, 2022 IEEE 72nd Electronic Components and Technology Conference (ECTC), Jun. 3, 2… [cited by applicant]
Cheng-Ta Ko et al., Wafer-to-Wafer Hybrid Bonding Technology for 3D IC, IEEE Xplore, Oct. 2010, pp. 1-4. [cited by applicant]