IP Library › Granted Patent US 12,630,916
Granted Patent B2
US 12,630,916 · App. 18/523,238 · Granted May 19, 2026

Stress control method for physical vapor deposition of aluminum

Inventors: Yaoying Zhong (Singapore, SG); Haomin Xu (Singapore, SG); Siew Kit Hoi (Singapore, SG); Jay Min Soh (Singapore, SG); Xiao Tan (Singapore, SG); Li Ying Choo (Singapore, SG)
Assignee: Applied Materials, Inc.
C23C14/14C23C14/02C23C14/34C23C14/5806
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,630,916
App. No.
18/523,238
Granted
May 19, 2026
Kind
B2
Abstract

Provided are methods of reducing the stress of a semiconductor wafer. The method includes exposing depositing an aluminum layer on a top surface of a substrate; and cooling the substrate to a temperature of less than or equal to 20° C., or less than or equal to 10° C., or less than or equal to 0° C., or less than or equal to −20° C. In some embodiments, the method is conducted within a processing tool, e.g., a cluster tool.

Claims (21)

1 . A method of manufacturing a semiconductor device, the method comprising:

cooling a substrate under vacuum to a temperature in a range of from 50° C. to 150° C. to form a cooled substrate;

subsequently depositing an aluminum layer directly on a top surface of the cooled substrate to form a substrate having an aluminum layer directly thereon, the aluminum layer having a thickness in a range of from 1 μm to 6 μm; and

subsequently cooling the substrate having the aluminum layer directly thereon under vacuum on a sub-zero cooling pedestal to a temperature less than or equal to −20° C.

2 . The method of claim 1 , further comprising:

prior to cooling the substrate to a temperature in a range of from 50° C. to 150° C., exposing the substrate to a vacuum.

3 . The method of claim 2 , wherein the substrate is exposed to the vacuum at a temperature in a range of from 150° C. to 400° C.

4 . The method of claim 1 , wherein the aluminum layer is deposited at a temperature in a range of from 200° C. to 450° C.

5 . The method of claim 1 , wherein the aluminum layer is deposited by a physical vapor deposition process.

6 . The method of claim 1 , wherein the method is performed in situ in an integrated processing tool without breaking vacuum or without exposure to ambient air.

7 . The method of claim 1 , further comprising warming the substrate having the aluminum layer thereon to room temperature after cooling to less than or equal to −20° C.

8 . A method of reducing stress on a semiconductor substrate, the method comprising:

exposing the semiconductor substrate to a vacuum in a first processing chamber;

cooling the semiconductor substrate in a second processing chamber to a temperature in a range of 50° C. to 150° C. to form a cooled semiconductor substrate;

depositing an aluminum layer directly on a top surface of the cooled semiconductor substrate, the semiconductor substrate in a first deposition chamber to form a semiconductor substrate having an aluminum layer directly thereon, the aluminum layer having a thickness in a range of from 1 μm to 6 μm; and

cooling the semiconductor substrate having the aluminum layer directly thereon in a third processing chamber under vacuum on a sub-zero cooling pedestal to a temperature less than or equal to −20° C.

9 . The method of claim 8 , wherein the first processing chamber has a temperature in a range of from 150° C. to 400° C.

10 . The method of claim 8 , wherein the aluminum layer is deposited at a temperature in a range of from 200° C. to 400° C.

11 . The method of claim 8 , wherein the aluminum layer is deposited by a physical vapor deposition process.

12 . The method of claim 8 , wherein the method is performed in situ in an integrated processing tool without breaking vacuum or without exposure to ambient air.

13 . The method of claim 8 , further comprising warming the semiconductor substrate having the aluminum layer thereon to room temperature.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 26, 2024
From: ZHONG, YAOYING; XU, HAOMIN; HOI, SIEW KIT; SOH, JAY MIN; TAN, XIAO; CHOO, LI YING
To: APPLIED MATERIALS, INC.
Reel/Frame 068398/0702 →
Continuity (1)
Related Publication 20250171887A1 · May 29, 2025
References Cited (27)
US 9847221B1 · McLaughlin et al. · 2017 [cited by applicant]
US 10410979B2 · Hua et al. · 2019 [cited by applicant]
US 10622233B2 · Hooge et al. · 2020 [cited by applicant]
US 20020078550A1 · Shimazawa · 2002 [cited by examiner]
US 20040244684A1 · Tsunoda · 2004 [cited by examiner]
US 20040253828A1 · Ozawa · 2004 [cited by examiner]
US 20070045103A1 · Lee · 2007 [cited by examiner]
US 20070138001A1 · Ko et al. · 2007 [cited by applicant]
US 20080149597A1 · Plumhoff · 2008 [cited by examiner]
US 20090050468A1 · Allen · 2009 [cited by examiner]
US 20110024047A1 · Nguyen · 2011 [cited by examiner]
US 20130087447A1 · Bodke · 2013 [cited by examiner]
US 20140273421A1 · Chan · 2014 [cited by examiner]
US 20160189975A1 · Takeda · 2016 [cited by examiner]
US 20160371423A1 · Vukkadala et al. · 2016 [cited by applicant]
US 20170117119A1 · DeVito · 2017 [cited by examiner]
US 20180076385A1 · Fuji et al. · 2018 [cited by applicant]
US 20180090307A1 · Brunner et al. · 2018 [cited by applicant]
US 20180364579A1 · Tsai et al. · 2018 [cited by applicant]
US 20190304784A1 · Pawashe et al. · 2019 [cited by applicant]
US 20200098702A1 · Sheng et al. · 2020 [cited by applicant]
US 20210189545A1 · Hoi · 2021 [cited by examiner]
US 20210262082A1 · Lin et al. · 2021 [cited by applicant]
US 20220285212A1 · Ren · 2022 [cited by examiner]
US 20220344282A1 · Subrahmanyan et al. · 2022 [cited by applicant]
WO 2020038642A1 · 2020 [cited by applicant]
PCT International Search Report and Written Opinion in PCT/US2024/057227 dated Mar. 11, 2025, 10 pages. [cited by applicant]