IP Library › Granted Patent US 12,360,467
Granted Patent B2
US 12,360,467 · App. 18/523,620 · Granted Jul 15, 2025

Dynamic generation of layout adaptive packaging

Inventors: Uwe Hollerbach (Fremont, CA); Thomas L. Laidig (Richmond, CA)
Assignee: Applied Materials, Inc.
G03F7/70991G03F7/70291G03F7/70383G03F7/70508H01L21/0274
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,360,467
App. No.
18/523,620
Granted
Jul 15, 2025
Kind
B2
Abstract

Aspects of disclosure provide a method for attaching wiring connections to a component using both design and field measured data of the component to produce accurate wiring connections.

Claims (55)

1. A method for processing an apparatus in a maskless lithography system, comprising:

obtaining coordinate data on a component and an aspect of an electrical connection to the component in a designed state;

measuring the component with at least one device to develop a second set of coordinate data for the component;

comparing the obtained coordinate data of the component to the second set of coordinate data for the component to determine an offset of the component measured with the device to the designed state;

altering the aspect of the electrical connection to the component based, at least in part, upon one of the offset, images of the component used to develop the second set of coordinate data for the component, and the second set of coordinate data for the component prior to forming the electrical connection; and

forming an altered electrical connection on an electrical connection location between an edge of the component and a predetermined location.

2. The method according to claim 1 , wherein the component is placed upon a substrate, and wherein the substrate is placed upon an indexing table of the maskless lithography system within range of the at least one device associated with the maskless lithography system.

3. The method according to claim 1 , wherein the method is performed in-situ in the maskless lithography system.

4. The method according to claim 1 , wherein the comparing the obtained coordinate data to the second set of coordinate data further comprises comparing the offset to a threshold.

5. The method according to claim 4 , further comprising:

when the offset is less than the threshold, setting the offset to zero.

6. The method according to claim 4 , further comprising:

when the offset is greater than the threshold, generating a warning to a user that the threshold has been exceeded.

7. The method according to claim 1 , further comprising providing the electrical connection location between the component and the predetermined location using the altered aspect of the electrical connection prior to forming the altered electrical connection.

8. The method according to claim 1 , wherein the altering of the aspect of the electrical connection is based upon the offset.

9. The method according to claim 1 , wherein the component is a die and the altered electrical connection is formed on the electrical connection location between the edge of the die and the predetermined location.

10. The method according to claim 9 , wherein the predetermined location is an external area or another die.

11. A method for processing an apparatus in a maskless microlithography system, comprising:

obtaining position data on a component and an aspect of an electrical connection to the component for a designed state;

measuring a stage including the component with at least one device to develop a second set of coordinate data for the component and the electrical connection;

comparing the obtained coordinate data of the component to the second set of coordinate data for the component to determine an offset of the component measured with the at least one device to the designed state;

altering the aspect of the electrical connection to the component based, at least in part, upon the offset prior to forming the electrical connection; and

forming an altered electrical connection on an electrical connection location between an edge of the component and a predetermined location.

12. The method according to claim 11 , wherein the method is performed in-situ in the maskless microlithography system.

13. The method according to claim 11 , further comprising:

placing the component upon a substrate;

placing the substrate on the stage of the maskless microlithography system; and

placing the stage within range of at least one device of the maskless microlithography system.

14. The method according to claim 11 , further comprising:

providing the electrical connection location between the component and the predetermined location using the altered aspect of the electrical connection prior to forming the altered electrical connection.

15. The method according to claim 11 , wherein the comparing the obtained coordinate data to the second set of coordinate data further comprises comparing the offset to a threshold; wherein

when the offset is less than the threshold, setting the offset to zero; and

when the offset is greater than the threshold, generating a warning to a user that the threshold has been exceeded.

16. The method according to claim 11 , wherein the altering the aspect of the electrical connection is based upon the offset.

17. The method according to claim 11 , wherein the component is a die and the altered electrical connection is formed on the electrical connection location between the edge of the die and the predetermined location.

18. The method according to claim 17 , wherein the predetermined location is an external area or another die.

19. A method for processing a substrate in a maskless microlithography system, comprising:

obtaining coordinate data in a designed state pertaining to at least one component and an aspect of at least one wiring connection to the at least one component, wherein the component is at least one of on and in the substrate;

measuring the substrate including the component with a device to develop a second set of coordinate data for the component;

comparing the obtained coordinate data of the component of a stage to the second set of coordinate data for the component to determine an offset of the component measured with the device to the designed state;

altering the aspect of the at least one wiring connection to the component based, at least in part, upon one of the offset, images of the component used to develop the second set of coordinate data for the component, and the second set of coordinate data for the component prior to forming the at least one wiring connection; and

forming an altered wiring connection on an electrical connection location between an edge of the component and a predetermined location.

20. The method according to claim 19 , wherein the method is performed in-situ in the maskless microlithography system.

21. The method according to claim 19 , wherein the comparing the obtained coordinate data to the second set of coordinate data further comprises comparing the offset to a threshold; wherein

when the offset is less than the threshold, setting the offset to zero; and

when the offset is greater than the threshold, generating a warning to a user that the threshold has been exceeded.

22. The method according to claim 19 , further comprising:

placing the component upon the substrate;

placing the substrate on the stage within the microlithography system; and

moving the substrate on the stage to the device of the maskless microlithography system.

23. The method according to claim 19 , further comprising:

providing the electrical connection location between the component and the predetermined location using the altered aspect of the wiring connection prior to forming the altered wiring connection.

24. The method according to claim 19 , wherein the altering the aspect of the at least one wiring connection is based upon the offset.

25. The method according to claim 19 , wherein the component is a die and the altered electrical connection is formed on the electrical connection location between the edge of the die and the predetermined location.

26. The method according to claim 25 , wherein the predetermined location is an external area or another die.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 5, 2023
From: HOLLERBACH, UWE; LAIDIG, THOMAS L.
To: APPLIED MATERIALS, INC.
Reel/Frame 065761/0497 →
Continuity (4)
Continuation 18158293 · Jan 23, 2023
Continuation 17285741
Continuation 16192448 · Nov 15, 2018
Related Publication 20240094648A1 · Mar 21, 2024
References Cited (50)
US 4783695A · Eichelberger et al. · 1988 [cited by applicant]
US 4835704A · Eichelberger et al. · 1989 [cited by applicant]
US 5357403A · Haller et al. · 1994 [cited by applicant]
US 7573052B2 · Inoue et al. · 2009 [cited by applicant]
US 8799845B2 · Scanlan et al. · 2014 [cited by applicant]
US 9418905B2 · Olson et al. · 2016 [cited by applicant]
US 20010034877A1 · Tounai · 2001 [cited by applicant]
US 20050145805A1 · Hoefnagels et al. · 2005 [cited by applicant]
US 20060066649A1 · Hirashima et al. · 2006 [cited by applicant]
US 20060088792A1 · Ishibashi et al. · 2006 [cited by applicant]
US 20060177773A1 · Hennig et al. · 2006 [cited by applicant]
US 20070249067A1 · Hedler et al. · 2007 [cited by applicant]
US 20080052925A1 · Hirashima · 2008 [cited by applicant]
US 20100142838A1 · Ivansen et al. · 2010 [cited by applicant]
US 20120081682A1 · Ahn et al. · 2012 [cited by applicant]
US 20120083916A1 · Yamada et al. · 2012 [cited by applicant]
US 20160238951A1 · White · 2016 [cited by applicant]
US 20160282849A1 · Hollerbach et al. · 2016 [cited by applicant]
US 20160300767A1 · Ko et al. · 2016 [cited by applicant]
US 20170363966A1 · Sasanuma et al. · 2017 [cited by applicant]
US 20180322237A1 · Ten Berge et al. · 2018 [cited by applicant]
US 20180329310A1 · Coskun et al. · 2018 [cited by applicant]
US 20190047077A1 · Comunale et al. · 2019 [cited by applicant]
CN 1462065A · 2003 [cited by applicant]
JP 2003186173A · 2003 [cited by applicant]
JP 2004056068A · 2004 [cited by applicant]
JP 2004296531A · 2004 [cited by applicant]
JP 2004327660A · 2004 [cited by applicant]
JP 2005310958A · 2005 [cited by applicant]
JP 2009014830A · 2009 [cited by applicant]
JP 2012208237A · 2012 [cited by applicant]
JP 2013058520A · 2013 [cited by applicant]
JP 2015023699A · 2015 [cited by applicant]
JP 2016071022A · 2016 [cited by applicant]
JP 2017067992A · 2017 [cited by applicant]
KR 1020090101123A · 2009 [cited by applicant]
KR 102009010123A · 2009 [cited by applicant]
TW 201516580A · 2015 [cited by applicant]
Japanese Office Action issued to application No. 2023-109686 on Apr. 23, 2024. [cited by applicant]
Taiwan Application No. 112103431, Office Action dated Jul. 31, 2024, 7 pages. [cited by applicant]
Chinese Office Action issued to Patent Application No. 201980075424.5 on May 22, 2024. [cited by applicant]
China Office Action issued to application No. 201980075424.5 on Jan. 30, 2024. [cited by applicant]
Korean Office Action issued to patent application No. 10-2023-7043506 on Dec. 24, 2024. [cited by applicant]
International Search Report/Written Opinion issued to PCT/US2019/048627 on Dec. 16, 2019. [cited by applicant]
International Search Report and the Written Opinion for International Application No. PCT/US2019/048627 mailed Dec. 16, 2019, 9 pages. [cited by applicant]
Taiwan Office Action dated Jan. 22, 2022 for Application No. 108131184. [cited by applicant]
Japanese Office Action issued to Patent Application No. 2021-525799 on May 10, 2022. [cited by applicant]
Japanese Office Action issued to application No. 2021-525799 on Jan. 31, 2023. [cited by applicant]
Korean Office Action issued to Patent Application No. 10-2021-7017879 on Mar. 7, 2023. [cited by applicant]
Chinese Office Action issued to Patent Application No. 201980075424.5 on Jun. 30, 2023. [cited by applicant]