IP Library Patent Application 18541811
Patent Application
App. No. 18/541,811

FLEXIBLE SIZED SUPER BLOCK FOR OPTIMIZED PERFORMANCE AND ENDURANCE

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
18/541,811
Abstract

A storage device may reduce increases to a program erase cycle count associated with a physical block by forming super blocks of varying sizes. A memory device on the storage device includes one or more dies, each of which is divided into physical blocks. A controller may identify characteristics of data to be stored on the memory device. The controller may then select physical blocks from the one or more dies to be used in forming a super block and optimize the super block configuration based on data characteristics. In forming the super block with one or more physical blocks, the controller may align the super block size with the data characteristics. By aligning the super block size with the data characteristics, data relocation on the super block may be reduced and increases to the program erase cycle count associated with a physical block may be reduced.

Claims (35)

1 . A storage device to reduce increases to a program erase cycle count associated with a physical block by forming super blocks of varying sizes, the storage device comprises:

a memory device including at least one die divided into physical blocks; and

a controller to identify characteristics of data to be stored on the memory device, select physical blocks from the at least one die to be used in forming a super block, optimize a super block configuration based on data characteristics, align a super block size with the data characteristics, and form the super block with at least one physical block,

wherein by aligning the super block size with the data characteristics, data relocation on the super block is reduced and increases to the program erase cycle count associated with a physical block is reduced.

2 . The storage device of claim 1 , wherein the controller receives the data characteristics from a host through a standard protocol.

3 . The storage device of claim 2 , wherein the data characteristics include at least one of a mode of use for the data including a performance intensive mode and a data storage mode and an overall size of the data.

4 . The storage device of claim 1 , wherein the controller determines the data characteristics from a standard host command.

5 . The storage device of claim 4 , wherein the controller uses a namespace identifier in a multi-namespace environment and a formatted sector size for a namespace to obtain the data characteristics.

6 . The storage device of claim 4 , wherein the controller configures the super block for at least one namespace with a same logical block address formatting.

7 . The storage device of claim 4 , wherein the controller configures the super block with a controller identifier, wherein the controller uses the controller identifier in determining an optimal number and types of physical blocks to include in the super block.

8 . The storage device of claim 1 , wherein the controller makes interdependent decisions based on dynamic configuration of the super block.

9 . The storage device of claim 1 , wherein in configuring the super block, the controller combines physical blocks with at least one of a similar bit error rate and program-erase-cycle.

10 . The storage device of claim 1 , wherein the controller stores super block configuration information in a non-volatile memory.

11 . The storage device of claim 1 , wherein the controller forms the super block to include multiple physical blocks and to account for die parallelism for higher performance data.

12 . The storage device of claim 1 , wherein the super block size is the same as a physical block size.

13 . A method for reducing increases to a program erase cycle count associated with a physical block by forming super blocks of varying size in a storage device, the storage device includes a controller to execute the method comprising:

identifying characteristics of data to be stored on a memory device;

selecting physical blocks from at least one die on the memory device to be used in forming a super block;

optimizing a super block configuration based on data characteristics; and

aligning a super block size with the data characteristics; and

forming the super block with at least one physical block,

wherein by aligning the super block size with the data characteristics, data relocation on the super block is reduced and increases to the program erase cycle count associated with a physical block is reduced.

14 . The method of claim 13 , further comprising receiving the data characteristics from a host through a standard protocol, wherein the data characteristics include at least one of a mode of use for the data including a performance intensive mode and a data storage mode and an overall size of the data.

15 . The method of claim 13 , further comprising determining the data characteristics from a standard host command.

16 . The method of claim 15 , further comprising using a namespace identifier in a multi-namespace environment and a formatted sector size for a namespace to obtain the data characteristics and configuring the super block for at least one namespace with a same logical block address formatting.

17 . The method of claim 15 , further comprising configuring the super block with a controller identifier and using the controller identifier in determining an optimal number and types of physical blocks to include in the super block.

18 . The method of claim 13 , wherein forming the super block comprises combining physical blocks with at least one of a similar bit error rate and program-erase-cycle.

19 . The method of claim 13 , further comprising storing super block configuration information in a non-volatile memory.

20 . A method for reducing increases to a program erase cycle count associated with a physical block by forming super blocks of varying size in a storage device, the storage device includes a controller to execute the method comprising:

identifying characteristics of data to be stored on a memory device;

selecting physical blocks from the at least one die on the memory device to be used in forming a super block;

optimizing a super block configuration based on data characteristics; and

aligning a super block size with the data characteristics; and

forming the super block with multiple physical blocks to account for die parallelism for higher performance data,

wherein by aligning the super block size with the data characteristics, data relocation on the super block is reduced and increases to the program erase cycle count associated with a physical block is reduced.

Assignments (8)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT (AR) Recorded Feb 22, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 066648/0284 →
PATENT COLLATERAL AGREEMENT (DDTL) Recorded Feb 22, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 066648/0206 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2023
From: GORRLE, DHANUNJAYA RAO; AGARWAL, LEELADHAR; BHUSHAN, ARVIND
To: WESTERN DIGITAL TECHNOLOGIES, INC.,
Reel/Frame 065886/0431 →