IP Library › Granted Patent US 12,342,093
Granted Patent B2
US 12,342,093 · App. 18/631,205 · Granted Jun 24, 2025

Solid-state image sensor

Inventors: Tetsuo Gocho (Kanagawa, JP); Masami Nagata (Kanagawa, JP)
Assignee: Sony Semiconductor Solutions Corporation
H04N25/77H10F39/18H10F39/80373A61B1/05G02B23/2407H10F39/011H10F39/806H10F39/807
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,342,093
App. No.
18/631,205
Granted
Jun 24, 2025
Kind
B2
Abstract

A solid-state image sensor according to the present disclosure includes a first semiconductor substrate having a photoelectric conversion element and a second semiconductor substrate facing the first semiconductor substrate with an insulating film interposed therebetween, in which the second semiconductor substrate has an amplification transistor that amplifies an electrical signal output from the photoelectric conversion element on a first main surface (MSa), has a region having a resistance lower than a resistance of the second semiconductor substrate on a second main surface (MSb) opposite to the first main surface (MSa), and is grounded via the region.

Claims (96)

1. A solid-state image sensor, comprising:

a first semiconductor substrate having a photoelectric conversion element; and

a second semiconductor substrate facing the first semiconductor substrate with an insulating film interposed therebetween,

wherein the second semiconductor substrate has an amplification transistor that amplifies an electrical signal output from the photoelectric conversion element on a first main surface, has a region having a resistance lower than a resistance of the second semiconductor substrate on a second main surface opposite to the first main surface, and is grounded via the region,

wherein the second semiconductor substrate has a certain conductive type, and

wherein the region with a lower resistance includes a higher concentration of impurities than other regions of the second semiconductor substrate.

2. A solid-state image sensor, comprising:

a first semiconductor substrate having a photoelectric conversion element; and

a second semiconductor substrate facing the first semiconductor substrate with an insulating film interposed therebetween,

wherein the second semiconductor substrate includes:

a pixel transistor that processes an electrical signal output from the photoelectric conversion element on a first main surface; and

an electrode to which a predetermined voltage is applied, the electrode being provided at a position that is near a second main surface opposite to the first main surface and corresponds to a gate electrode of the pixel transistor,

wherein a distance from the second main surface of the second semiconductor substrate to the electrode is ten nanometers or less.

3. The solid-state image sensor according to claim 1 , further comprising

a contact extending from the region of the second semiconductor substrate to the first semiconductor substrate side.

4. The solid-state image sensor according to claim 1 , further comprising

a contact extending from the region of the second semiconductor substrate to an opposite side of the first semiconductor substrate.

5. The solid-state image sensor according to claim 1 , wherein

the second semiconductor substrate is arranged on the first semiconductor substrate with a side of the second main surface facing the first semiconductor substrate.

6. The solid-state image sensor according to claim 5 , further comprising

a contact that connects the region of the second semiconductor substrate and the first semiconductor substrate.

7. The solid-state image sensor according to claim 5 , wherein

the region of the second semiconductor substrate has an extended portion that extends toward an outside of the second semiconductor substrate in a direction along the second semiconductor substrate.

8. A solid-state image sensor, comprising:

a first semiconductor substrate having a photoelectric conversion element;

a second semiconductor substrate facing the first semiconductor substrate with an insulating film interposed therebetween,

wherein the second semiconductor substrate has an amplification transistor that amplifies an electrical signal output from the photoelectric conversion element on a first main surface, has a region having a resistance lower than a resistance of the second semiconductor substrate on a second main surface opposite to the first main surface, and is grounded via the region,

wherein the second semiconductor substrate is arranged on the first semiconductor substrate with a side of the second main surface facing the first semiconductor substrate;

a contact that connects the region of the second semiconductor substrate and the first semiconductor substrate,

wherein the region of the second semiconductor substrate has an extended portion that extends toward an outside of the second semiconductor substrate in a direction along the second semiconductor substrate,

wherein the extended portion has a third main surface that faces on a same side as the first main surface of the second semiconductor substrate; and

a contact having one end connected to the third main surface of the extended portion and another end grounded.

9. A solid-state image sensor, comprising:

a first semiconductor substrate having a photoelectric conversion element;

a second semiconductor substrate facing the first semiconductor substrate with an insulating film interposed therebetween,

wherein the second semiconductor substrate has an amplification transistor that amplifies an electrical signal output from the photoelectric conversion element on a first main surface, has a region having a resistance lower than a resistance of the second semiconductor substrate on a second main surface opposite to the first main surface, and is grounded via the region,

wherein the second semiconductor substrate is arranged on the first semiconductor substrate with a side of the second main surface facing the first semiconductor substrate;

a contact that connects the region of the second semiconductor substrate and the first semiconductor substrate,

wherein the region of the second semiconductor substrate has an extended portion that extends toward an outside of the second semiconductor substrate in a direction along the second semiconductor substrate; and

a contact that penetrates the extended portion and has one end connected to the first semiconductor substrate and another end grounded.

10. A solid-state image sensor, comprising:

a first semiconductor substrate having a photoelectric conversion element;

a second semiconductor substrate facing the first semiconductor substrate with an insulating film interposed therebetween,

wherein the second semiconductor substrate has an amplification transistor that amplifies an electrical signal output from the photoelectric conversion element on a first main surface, has a region having a resistance lower than a resistance of the second semiconductor substrate on a second main surface opposite to the first main surface, and is grounded via the region,

wherein the second semiconductor substrate is arranged on the first semiconductor substrate with a side of the second main surface facing the first semiconductor substrate;

a contact that connects the region of the second semiconductor substrate and the first semiconductor substrate,

wherein the region of the second semiconductor substrate has an extended portion that extends toward an outside of the second semiconductor substrate in a direction along the second semiconductor substrate; and

a contact that has one end connected to a side surface of the extended portion and another end grounded.

11. The solid-state image sensor according to claim 8 , wherein

the second semiconductor substrate has a certain conductive type, and

the region with a lower resistance includes a higher concentration of impurities than other regions of the second semiconductor substrate.

12. The solid-state image sensor according to claim 2 , further comprising

a wiring that applies the predetermined voltage to the electrode.

13. The solid-state image sensor according to claim 2 , wherein

the electrode is a back gate electrode that applies a back bias to the pixel transistor by the predetermined voltage being applied.

14. The solid-state image sensor according to claim 2 , wherein

the pixel transistor includes:

an amplification transistor that amplifies an electrical signal output from the photoelectric conversion element;

a selection transistor that controls transmission of the electrical signal amplified by the amplification transistor; and

a reset transistor that resets a gate potential of the amplification transistor to a power supply potential, and

the electrode includes:

a first electrode arranged at a position corresponding to a gate electrode of the amplification transistor;

a second electrode arranged at a position corresponding to a gate electrode of the selection transistor; and

a third electrode arranged at a position corresponding to a gate electrode of the reset transistor.

15. A solid-state image sensor, comprising:

a first semiconductor substrate having a photoelectric conversion element; and

a second semiconductor substrate facing the first semiconductor substrate with an insulating film interposed therebetween,

wherein the second semiconductor substrate includes:

a pixel transistor that processes an electrical signal output from the photoelectric conversion element on a first main surface; and

an electrode to which a predetermined voltage is applied, the electrode being provided at a position that is near a second main surface opposite to the first main surface and corresponds to a gate electrode of the pixel transistor, wherein

the pixel transistor includes:

an amplification transistor that amplifies an electrical signal output from the photoelectric conversion element;

a selection transistor that controls transmission of the electrical signal amplified by the amplification transistor; and

a reset transistor that resets a gate potential of the amplification transistor to a power supply potential, and

the electrode includes:

a first electrode arranged at a position corresponding to a gate electrode of the amplification transistor;

a second electrode arranged at a position corresponding to a gate electrode of the selection transistor; and

a third electrode arranged at a position corresponding to a gate electrode of the reset transistor,

wherein the first electrode, by the predetermined voltage different from a threshold voltage of the amplification transistor being applied, applies a back bias to the amplification transistor to control the threshold voltage of the amplification transistor,

wherein the second electrode, by the predetermined voltage different from a threshold voltage of the selection transistor being applied, applies a back bias to the selection transistor to control the threshold voltage of the selection transistor, and

wherein the third electrode, by the predetermined voltage different from a threshold voltage of the reset transistor being applied, applies a back bias to the reset transistor to control the threshold voltage of the reset transistor.

16. The solid-state image sensor according to claim 15 , wherein

the first to third electrodes apply back biases of different values to the amplification transistor, the selection transistor, and the reset transistor, respectively, to individually control the respective threshold voltages of the amplification transistor, the selection transistor, and the reset transistor.

17. The solid-state image sensor according to claim 2 , wherein

the pixel transistor is a selection transistor.

18. The solid-state image sensor according to claim 17 , wherein

the electrode applies a back bias to the selection transistor to make on-resistance of the selection transistor different.

19. A solid-state image sensor, comprising:

a first semiconductor substrate having a photoelectric conversion element; and

a second semiconductor substrate facing the first semiconductor substrate with an insulating film interposed therebetween,

wherein the second semiconductor substrate includes:

a pixel transistor that processes an electrical signal output from the photoelectric conversion element on a first main surface; and

an electrode to which a predetermined voltage is applied, the electrode being provided at a position that is near a second main surface opposite to the first main surface and corresponds to a gate electrode of the pixel transistor,

wherein a distance between the first main surface and the second main surface of the second semiconductor substrate is one hundred nanometers or less.

20. The solid-state image sensor according to claim 19 , further comprising

a wiring that applies the predetermined voltage to the electrode.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 10, 2024
From: GOCHO, TETSUO; NAGATA, MASAMI
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 067058/0264 →
Priority Claims (2)
JP 2018-218695 · Nov 21, 2018 · national
JP 2019-116983 · Jun 25, 2019 · national
Continuity (2)
Continuation 17292276
Related Publication 20240267654A1 · Aug 8, 2024
References Cited (33)
US 8514308B2 · Itonaga · 2013 [cited by examiner]
US 9685480B2 · Yamagishi · 2017 [cited by examiner]
US 10090352B2 · Kumano · 2018 [cited by examiner]
US 10840278B2 · Yamashita · 2020 [cited by examiner]
US 20110155893A1 · Endo · 2011 [cited by applicant]
US 20130141617A1 · Soda · 2013 [cited by applicant]
US 20150091114A1 · Mansoorian et al. · 2015 [cited by applicant]
US 20150365567A1 · Umebayashi · 2015 [cited by examiner]
US 20160037111A1 · Dai et al. · 2016 [cited by applicant]
US 20160118425A1 · Kurokawa · 2016 [cited by applicant]
US 20180294300A1 · Ishida et al. · 2018 [cited by applicant]
US 20210057479A1 · Mizuta · 2021 [cited by applicant]
US 20210400224A1 · Gocho et al. · 2021 [cited by applicant]
CN 102468317 · 2012 [cited by applicant]
EP 2518768A · 2012 [cited by applicant]
EP 3358620 · 2018 [cited by applicant]
JP 2000196089 · 2000 [cited by applicant]
JP 2010245506 · 2010 [cited by applicant]
JP 2013118345 · 2013 [cited by applicant]
JP 2015032687A · 2015 [cited by applicant]
JP 2016086164 · 2016 [cited by applicant]
JP 2018050028 · 2018 [cited by applicant]
KR 1020170093709 · 2017 [cited by applicant]
KR 1020180048900 · 2018 [cited by applicant]
TW 201839967A · 2018 [cited by applicant]
TW 201840005A · 2018 [cited by applicant]
WO WO2011077580A1 · 2011 [cited by applicant]
WO WO2013161331 · 2013 [cited by applicant]
WO WO2017057277 · 2017 [cited by applicant]
International Search Report and Written Opinion for International (PCT) Patent Application No. PCT/JP2019/045680, dated Feb. 10, 2020, 8 pages. [cited by applicant]
Official Action for U.S. Appl. No. 17/292,276, dated Sep. 14, 2023, 13 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/292,276, dated Jan. 10, 2024, 9 pages. [cited by applicant]
Corrected Notice of Allowance for U.S. Appl. No. 17/292,276, dated Mar. 7, 2024, 4 pages. [cited by applicant]