IP Library Granted Patent US 12,494,455
Granted Patent B2
US 12,494,455 · App. 18/678,141 · Granted Dec 9, 2025

Multi-die package structures including an interconnected package component disposed in a substrate cavity

Inventors: Chen-Hua Yu (Hsinchu, TW); Kuo-Chung Yee (Taoyuan, TW); Tsung-Ding Wang (Tainan, TW); Chien-Hsun Lee (Chu-Tung Town, TW)
Assignee: Parabellum Strategic Opportunities Fund LLC
H01L25/0652H01L21/486H01L21/563H01L21/565H01L21/76879H01L23/3114H01L23/367H01L23/3675H01L23/49811H01L23/49827H01L23/49838H01L23/5226H01L24/03H01L24/09H01L24/11H01L24/17H01L24/19H01L24/20H01L25/0655H01L25/18H01L25/50H01L21/568H01L23/3128H01L23/49816H01L23/5383H01L23/5385H01L23/5389H01L2224/02381H01L2224/04105H01L2224/08137H01L2224/08146H01L2224/12105H01L2224/13147H01L2224/16145H01L2224/16227H01L2224/32245H01L2224/73267H01L2224/9222H01L2225/06517H01L2225/06524H01L2225/06527H01L2225/06541H01L2225/06548H01L2225/06589H01L2924/1432H01L2924/1434H01L2924/18162
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,494,455
App. No.
18/678,141
Granted
Dec 9, 2025
Kind
B2
Abstract

A semiconductor device and a method of making the same are provided. A first die and a second die are placed over a carrier substrate. A first molding material is formed adjacent to the first die and the second die. A first redistribution layer is formed overlying the first molding material. A through via is formed over the first redistribution layer. A package component is on the first redistribution layer next to the copper pillar. The package component includes a second redistribution layer. The package component is positioned so that it overlies both the first die and the second die in part. A second molding material is formed adjacent to the package component and the first copper pillar. A third redistribution layer is formed overlying the second molding material. The second redistribution layer is placed on a substrate and bonded to the substrate.

Claims (39)

1 . A semiconductor device, comprising:

a first die disposed on a first surface of a redistribution structure;

a second die positioned next to the first die and disposed on the first surface of the redistribution structure;

a package connected to a second surface of the redistribution structure, the package comprising a plurality of package dies and a plurality of package through vias, and the second surface being opposite to the first surface, wherein the first die and the second die each overlap the package and the package underlies in part each of the first and second dies;

a first molding material extending along sidewalls of the first and second dies;

a substrate having a cavity positioned underneath the package, wherein the package is disposed in the cavity; and

a first set of connectors connecting the first and second dies to the substrate.

2 . The semiconductor device of claim 1 wherein the cavity is a partial cavity.

3 . The semiconductor device of claim 1 further comprising a molding material formed between the redistribution layer and the first and second dies.

4 . The semiconductor device of claim 1 further comprising a second set of connectors disposed on a surface of the package opposite to another surface of the package that faces the first die and second die.

5 . The semiconductor device of claim 1 wherein the substrate further comprises one or more metal pads each attached to a corresponding connector of the first set of connectors.

6 . The semiconductor device of claim 1 wherein the substrate is a build-up laminate substrate comprising a plurality of layers.

7 . The semiconductor device of claim 1 further comprising a heat dissipation lid covering the first die, the second die and the package.

8 . The semiconductor device of claim 1 wherein the first set of connectors connect the first and second dies to the substrate through the redistribution structure.

9 . A semiconductor device, comprising:

a first die,

a second die spaced laterally apart from the first die;

a package component underlying in part each of the first die and the second die, the package component comprising a third die and one or more redistribution layers internal to the package component;

a substrate having a cavity positioned underneath the package component, wherein the package component is disposed in the cavity;

a first set of connectors connecting the first and second dies to the substrate; and

an interconnect structure connecting the package component to the first and second dies, the interconnect structure comprising a second set of connectors.

10 . The semiconductor device of claim 9 wherein a density of the first set of connectors is less than a density of the second set of connectors.

11 . The semiconductor device of claim 9 wherein the second set of connectors are microbumps and the first set of connectors are bumps.

12 . The semiconductor device of claim 11 wherein the bumps are larger than the microbumps.

13 . The semiconductor device of claim 9 further comprising a redistribution layer disposed over the package component and underlying the first and second dies.

14 . The semiconductor device of claim 13 further comprising a molding material formed between the redistribution layer and the first and second dies.

15 . The semiconductor device of claim 9 further comprising a third set of connectors disposed on a surface of the package component opposite to another surface of the package component that faces the first die and second die.

16 . The semiconductor device of claim 9 wherein the substrate further comprises one or more metal pads each attached to a corresponding connector of the first set of connectors.

17 . The semiconductor device of claim 9 wherein the substrate is a build-up laminate substrate comprising a plurality of layers.

18 . The semiconductor device of claim 9 further comprising a heat dissipation lid covering the first die, the second die and the package component.

19 . A semiconductor device, comprising:

a first die,

a second die spaced laterally apart from the first die;

a package component underlying in part the first die and the second die, the package component comprising a third die and one or more redistribution layers internal to the package component;

a substrate having a partial cavity positioned underneath the package component, wherein the package component is disposed in the partial cavity;

wherein the substrate is a build-up laminate substrate comprising a plurality of layers;

a first set of connectors connecting the first and second dies to the substrate; and

an interconnect structure connecting the package component to the first and second dies, the interconnect structure comprising a second set of connectors.

20 . The semiconductor device of claim 19 wherein the second set of connectors are microbumps and the first set of connectors are bumps.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 5, 2024
From: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED
To: PARABELLUM STRATEGIC OPPORTUNITIES FUND LLC
Reel/Frame 068326/0474 →
Continuity (5)
Continuation 17068389 · Oct 12, 2020
Division 15706141 · Sep 15, 2017
Division 14927218 · Oct 29, 2015
Provisional Application 62212375 · Aug 31, 2015
Related Publication 20240404992A1 · Dec 5, 2024
References Cited (60)
US 4922376A · Pommer et al. · 1990 [cited by applicant]
US 8361842B2 · Yu et al. · 2013 [cited by applicant]
US 8680647B2 · Yu et al. · 2014 [cited by applicant]
US 8703542B2 · Lin et al. · 2014 [cited by applicant]
US 8759964B2 · Pu et al. · 2014 [cited by applicant]
US 8778738B1 · Lin et al. · 2014 [cited by applicant]
US 8785299B2 · Mao et al. · 2014 [cited by applicant]
US 8803306B1 · Yu et al. · 2014 [cited by applicant]
US 8809996B2 · Chen et al. · 2014 [cited by applicant]
US 8829676B2 · Yu et al. · 2014 [cited by applicant]
US 8877554B2 · Tsai et al. · 2014 [cited by applicant]
US 8937381B1 · Dunlap et al. · 2015 [cited by applicant]
US 9478504B1 · Shen et al. · 2016 [cited by applicant]
US 9627365B1 · Yu et al. · 2017 [cited by applicant]
US 9659907B2 · Zhai et al. · 2017 [cited by applicant]
US 10217724B2 · Lin et al. · 2019 [cited by applicant]
US 10734358B2 · Rosch · 2020 [cited by applicant]
US 11862610B2 · Chang · 2024 [cited by applicant]
US 20020149098A1 · Seyama et al. · 2002 [cited by applicant]
US 20030057575A1 · Gektin · 2003 [cited by applicant]
US 20030146507A1 · Zhou et al. · 2003 [cited by applicant]
US 20070075413A1 · Egawa · 2007 [cited by applicant]
US 20070230130A1 · Alcoe et al. · 2007 [cited by applicant]
US 20080116566A1 · Murayama · 2008 [cited by examiner]
US 20090039523A1 · Jiang et al. · 2009 [cited by applicant]
US 20090065920A1 · Ahn · 2009 [cited by examiner]
US 20090140442A1 · Lin et al. · 2009 [cited by applicant]
US 20100140779A1 · Lin et al. · 2010 [cited by applicant]
US 20100213600A1 · Lau et al. · 2010 [cited by applicant]
US 20100290191A1 · Lin et al. · 2010 [cited by applicant]
US 20110291288A1 · Wu et al. · 2011 [cited by applicant]
US 20110304036A1 · Son · 2011 [cited by applicant]
US 20130026468A1 · Yoshimuta et al. · 2013 [cited by applicant]
US 20130062760A1 · Hung et al. · 2013 [cited by applicant]
US 20130062761A1 · Lin et al. · 2013 [cited by applicant]
US 20130105991A1 · Gan et al. · 2013 [cited by applicant]
US 20130122659A1 · Wu et al. · 2013 [cited by applicant]
US 20130168848A1 · Lin et al. · 2013 [cited by applicant]
US 20130284572A1 · Teh · 2013 [cited by applicant]
US 20130307140A1 · Huang et al. · 2013 [cited by applicant]
US 20140015131A1 · Meyer · 2014 [cited by examiner]
US 20140091461A1 · Shen · 2014 [cited by applicant]
US 20140103488A1 · Chen · 2014 [cited by applicant]
US 20140185264A1 · Chen et al. · 2014 [cited by applicant]
US 20140203429A1 · Yu et al. · 2014 [cited by applicant]
US 20140225222A1 · Yu et al. · 2014 [cited by applicant]
US 20140225248A1 · Henderson · 2014 [cited by applicant]
US 20140252646A1 · Hung et al. · 2014 [cited by applicant]
US 20140264590A1 · Yu et al. · 2014 [cited by applicant]
US 20140353838A1 · Lin et al. · 2014 [cited by applicant]
US 20150206854A1 · Lane et al. · 2015 [cited by applicant]
US 20150235993A1 · Cheng et al. · 2015 [cited by applicant]
US 20150303174A1 · Yu et al. · 2015 [cited by applicant]
US 20160260695A1 · Chung et al. · 2016 [cited by applicant]
US 20160315071A1 · Zhai et al. · 2016 [cited by applicant]
US 20170062394A1 · Lin et al. · 2017 [cited by applicant]
US 20170092619A1 · Refai-Ahmed et al. · 2017 [cited by applicant]
US 20170287807A1 · Fain et al. · 2017 [cited by applicant]
US 20180068979A1 · Lee · 2018 [cited by applicant]
US 20210028147A1 · Yu · 2021 [cited by examiner]