IP Library Granted Patent US 12,453,109
Granted Patent B2
US 12,453,109 · App. 18/830,089 · Granted Oct 21, 2025

Semiconductor device

Inventor: Petar Atanackovic (Henley Beach South, AU)
Assignee: Silanna UV Technologies Pte Ltd
H10D8/60H10D8/051H10D62/40H10D62/8325
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,453,109
App. No.
18/830,089
Granted
Oct 21, 2025
Kind
B2
Abstract

A multilayered semiconductor diode device can include a substrate including silicon carbide (SiC) with an epitaxial drift layer including a first semiconductor oxide material above the SiC substrate with respect to a growth direction. The multilayered semiconductor diode device can further include a polar nitride layer including a polar semiconductor nitride material above the epitaxial drift layer with respect to the growth direction, and a metal layer above the polar nitride layer with respect to the growth direction.

Claims (14)

1. A multilayered semiconductor diode device comprising:

a substrate comprising silicon carbide (SiC);

an epitaxial drift layer comprising a first semiconductor oxide material, wherein the epitaxial drift layer is above the substrate with respect to a growth direction;

a polar nitride layer comprising a polar semiconductor nitride material, wherein the polar nitride layer is above the epitaxial drift layer with respect to the growth direction; and

a metal layer above the polar nitride layer with respect to the growth direction;

wherein the epitaxial drift layer is doped n-type, wherein a polarization axis of the polar semiconductor nitride material is aligned with the growth direction such that the polar nitride layer comprises p-type charge, and wherein the polar nitride layer and the epitaxial drift layer form a p/n junction.

2. A multilayered semiconductor diode device comprising:

a substrate comprising silicon carbide (SiC);

an epitaxial drift layer comprising a first semiconductor oxide material, wherein the epitaxial drift layer is above the substrate with respect to a growth direction, and wherein the epitaxial drift layer is doped n-type;

a template layer comprising a nitride template material, wherein the template layer is in contact with the epitaxial drift layer;

a polar nitride layer comprising a polar semiconductor nitride material, wherein the polar nitride layer is in contact with the template layer, and wherein a polarization axis of the polar semiconductor nitride material is aligned with the growth direction such that the polar nitride layer comprises p-type charge, wherein the polar nitride layer and the epitaxial drift layer form a p/n junction; and

a metal layer above the polar nitride layer.

3. The multilayered semiconductor diode device of claim 2 , wherein the template layer is from 1 nm to 100 nm thick, and wherein the polar nitride layer is from 100 nm to 5 microns thick.

4. The multilayered semiconductor diode device of claim 2 , wherein the metal layer comprises a a high work function metal such that a Schottky barrier is formed between the metal layer and the polar nitride layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 30, 2024
From: ATANACKOVIC, PETAR
To: SILANNA SEMICONDUCTOR PTY LTD
Reel/Frame 068744/0130 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 30, 2024
From: SILANNA SEMICONDUCTOR PTY LTD
To: SILANNA UV TECHNOLOGIES PTE LTD
Reel/Frame 068744/0152 →
Continuity (4)
Continuation In Part 18628178 · Apr 5, 2024
Continuation In Part 18394688 · Dec 22, 2023
Provisional Application 63584661 · Sep 22, 2023
Related Publication 20250107120A1 · Mar 27, 2025
References Cited (42)
US 5637889A · Groover et al. · 1997 [cited by applicant]
US 11329154B2 · Takeuchi et al. · 2022 [cited by applicant]
US 11502223B1 · Atanackovic · 2022 [cited by applicant]
US 20080121927A1 · Matocha · 2008 [cited by examiner]
US 20130043468A1 · Adekore · 2013 [cited by applicant]
US 20170033011A1 · Rupp et al. · 2017 [cited by applicant]
US 20170125574A1 · Chowdhury · 2017 [cited by examiner]
US 20180254355A1 · Sasaki et al. · 2018 [cited by applicant]
US 20200388489A1 · Pelzel et al. · 2020 [cited by applicant]
US 20210351321A1 · Atanackovic · 2021 [cited by applicant]
US 20220045189A1 · Moore et al. · 2022 [cited by applicant]
US 20220157943A1 · Maekawa et al. · 2022 [cited by applicant]
US 20230143766A1 · Atanackovic · 2023 [cited by applicant]
US 20230147475A1 · Atanackovic · 2023 [cited by examiner]
US 20230187506A1 · Atanackovic · 2023 [cited by examiner]
US 20230197794A1 · Atanackovic · 2023 [cited by examiner]
CN 107978661A · 2018 [cited by applicant]
CN 110197854A · 2019 [cited by applicant]
CN 114823998A · 2022 [cited by applicant]
CN 115053355A1 · 2022 [cited by applicant]
CN 112599588A · 2023 [cited by applicant]
CN 116581151A · 2023 [cited by applicant]
JP H07302928A · 1995 [cited by applicant]
JP 2016162786A · 2016 [cited by applicant]
JP 2018170509A · 2018 [cited by applicant]
KR 20210152310A · 2021 [cited by applicant]
WO 2005014895A1 · 2005 [cited by applicant]
WO 2006060054A1 · 2006 [cited by applicant]
WO 2022158085A1 · 2022 [cited by applicant]
Office Action dated Feb. 16, 2024 for U.S. Appl. No. 18/394,688. [cited by applicant]
International Search Report and Written Opinion dated Jan. 31, 2025 for PCT Patent Application No. PCT/IB2024/059043. [cited by applicant]
Roy Saurav et al: “Design of a [beta] -Ga2O3 Schottky Barrier Diode With p-Type III-Nitride Guard Ring for Enhanced Breakdown”, IEEE Transactions on Electron Devices, IEEE, USA, vol. 67, No. 11, Nov. 1, 2020 (Nov. 1, 20… [cited by applicant]
Notice of Allowance and Fees dated Jan. 15, 2025 for U.S. Appl. No. 18/893,715. [cited by applicant]
Office Action dated Dec. 17, 2024 for U.S. Appl. No. 18/893,715. [cited by applicant]
International Search Report and Written Opinion dated Apr. 16, 2025 for PCT Patent Application No. PCT/IB2024/059075. [cited by applicant]
International Search Report and Written Opinion dated Apr. 2, 2025 for PCT Patent Application No. PCT/IB2024/058797. [cited by applicant]
Jadhav Aakash et al: “Role of Interface Induced Gap States in Polar AlxGal-xN (0 <= x <= 1) Schottky Diodes”, Journal of Electronic Materials, Springer US , New York, vol. 50, No. 6, Apr. 15, 2021 (Apr. 15, 2021) , pp. … [cited by applicant]
Nandi Arpit et al: “Design and Analysis of P-GaN/N-Ga2O3 Based Junction Barrier Schottky Diodes”, IEEE Transactions on Electron Devices, IEEE, USA, vol. 68, No. 12, Oct. 20, 2021 (Oct. 20, 2021), pp. 6052-6058, XP011890… [cited by applicant]
Roy Saurav et al: “Design of a [beta] -Ga2O3 Schottky Barrier Diode With p-Type III-Nitride Guard Ring for Enhanced Breakdown”, 11 IEEE Transactions on Electron Devices, IEEE, USA, vol. 67, No. 11, Nov. 1, 2020 (Nov. 1,… [cited by applicant]
Yi Lu et al: “AIN/beta-Ga203 based HEMT: a potential pathway to ultimate high power device”, arxiv.org, Cornell University Library, 201 Olin Library Cornell University Ithaca, NY 14853, Jan. 16, 2019 (Jan. 16, 2019), XP… [cited by applicant]
Yi Lu et al: “AIN/beta-Ga2O3 based HEMT: a potential pathway to ultimate high power device”, arxiv.org, Cornell University Library, 201 Olin Library Cornell University Ithaca, NY 14853, Jan. 16, 2019 (Jan. 16, 2019), XP… [cited by applicant]
Zhang Yuhao et al: “(Ultra) Wide-Bandgap Vertical Power FinFETs”, IEEE Transactions on Electron Devices, IEEE, USA, vol. 67, No. 10, Jun. 24, 2020 (Jun. 24, 2020), pp. 3960-3971, XP011811090, ISSN: 0018-9383, DOI: 10.11… [cited by applicant]