IP Library › Granted Patent US 6,984,895
Granted Patent B2
US 6,984,895 · App. 10/125,598 · Granted Jan 10, 2006

Bonding pad structure of a semiconductor device

Assignee: Samsung Electronics Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,984,895
App. No.
10/125,598
Granted
Jan 10, 2006
Kind
B2
Abstract

A bonding pad structure in an integrated circuit (IC) and a method for manufacturing thereof comprises a plurality of dummy patterns deposited in sub-layers of the IC, each dummy pattern being connected via a metal link to a plurality of complementary top surface bonding pads, wherein the dummy patterns and the metal link are constructed during the same process steps used to construct the circuit elements included in the IC, without additional or special process steps. Such an imbedded and anchored bonding pad provides contact reliability for both conductive and non-conductive pads used for the interconnection of integrated circuits in a manner that resists layer separation or de-lamination under pulling stresses that are present on the bonding pads.

Claims (11)

1. A structure in a semiconductor integrated circuit having a plurality of electrical devices and a plurality of deposition layers, comprising:

a bonding pad having at least a first interconnection layer and a second interconnection layer integral to each other;

at least one peg integral with the bonding pad, the at least one peg vertically traversing one or more deposition layer of the semiconductor integrated circuit; and

a raised dummy pattern integral with the at least one peg, the raised dummy pattern being a vertically stacked multi-layer dummy pattern including at least an interlayer dielectric layer, and electrode, and a capacitor structure, and having a height equsal to a height of a capacitor of the semiconductor integrated circuit,

wherein the structure provides improved binding between the plurality of deposition layers as well as improved distribution of physical stress on the bonding pad.

2. The structure as claimed in claim 1 , wherein the at least one peg is electrically conductive.

3. The structure as claimed in claim 1 , wherein the at least one peg is made of metal.

4. The structure as claimed in claim 3 , wherein the metal is selected from the group consisting of tungsten, aluminum, copper and nickel.

5. The structure as claimed in claim 1 , wherein a plurality of pegs forming a mesh type pattern is integral with the bonding pad.

6. The structure as claimed in claim 1 , wherein the raised dummy pattern is a raised adhesion layer made of a material selected from the group consisting of metals, metal nitrides, silicides, polysilicon and silicon nitride.

7. The structure as claimed in claim 1 , wherein the height of the capacitor is between about 1 to about 3 microns.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 19, 2002
From: CHO, TAI-HEUI; KANG, HYUCK-JIN; KIM, MIN-CHUL; KIM, BYUNG-YOON
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 012827/0977 →
Priority Claims (1)
KR 10-2001-0071828 · Nov 19, 2001 · national
Continuity (1)
Related Publication 20030094634A1 · May 22, 2003