IP Library › Granted Patent US 7,078,350
Granted Patent B2
US 7,078,350 · App. 10/804,430 · Granted Jul 18, 2006

Methods for the optimization of substrate etching in a plasma processing system

Assignee: Lam Research Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,078,350
App. No.
10/804,430
Granted
Jul 18, 2006
Kind
B2
Abstract

A method of etching a substrate in a plasma processing system is disclosed. The substrate has a semi-conductor layer, a first barrier layer disposed above the semi-conductor layer, a low-k layer disposed above the first barrier layer, a third hard mask layer disposed above the low-k layer; a second hard mask layer disposed above the third hard mask layer, and a first hard mask layer disposed above the second hard mask layer. The method includes alternatively etching the substrate with a first etchant and a second etchant, wherein the first etchant has a low selectivity to a first hard mask material of the first hard mask layer, a third hard mask material of the a third hard mask layer, and a first barrier layer material of the first barrier layer, but a high selectivity to a second hard mask material of the second hard mask layer; and wherein the second etchant has a high selectivity to the first hard mask material of the first hard mask layer, the third hard mask material of the third hard mask layer, and the first barrier layer material of the first barrier layer, and the second etchant has a low selectivity to the second hard mask material of the second hard mask layer.

Claims (41)

1. In a plasma processing system, a method etching a substrate, said substrate having a semi-conductor layer, a first barrier layer disposed above said semi-conductor layer, a low-k layer disposed above said first barrier layer, a third hard mask layer disposed above said low-k layer; a second hard mask layer disposed above said third hard mask layer, and a first hard mask layer disposed above said second hard mask layer, comprising:

alternatively etching said substrate with a first etchant and a second etchant, wherein said first etchant has a low selectivity to a first hard mask material of said first hard mask layer, a third hard mask material of said a third hard mask layer, and a first barrier layer material of said first barrier layer, but a high selectivity to a second hard mask material of said second hard mask layer,

wherein said second etchant has a high selectivity to said first hard mask material of said first hard mask layer, said third hard mask material of said third hard mask layer, and said first barrier layer material of said first barrier layer, and said second etchant has a low selectivity to said second hard mask material of said second hard mask layer, and

wherein said alternatively etching includes etchin artiall tbrou h said low-k layer and said first barrier layer with said second etchant.

2. The method of claim 1 wherein said alternatively etching includes substantially removing said first hard mask material.

3. The method of claim 1 , wherein said first hard mask material, said second hard mask material, and said third hard mask material are lithographically patterned for a dual-damascene manufacturing method.

4. The method of claim 1 , wherein said first hard mask material is SiN.

5. The method of claim 1 , wherein said first hard mask material is SiC.

6. The method of claim 1 , wherein said second hard mask material is TEOS.

7. The method of claim 1 , wherein said third hard mask material is SiN.

8. The method of claim 1 , wherein said third hard mask material is SiC.

9. The method of claim 1 , wherein said first barrier layer is SiN.

10. The method of claim 1 , wherein said first barrier layer is SiC.

11. The method of claim 1 , wherein first etchant is CF 4 .

12. The method of claim 1 , wherein first etchant is CHF 3 .

13. The method of claim 1 , wherein second etchant is C 4 F 6 .

14. The method of claim 1 , wherein second etchant is C 4 F 8 .

15. The method of claim 1 , further including a second barrier layer, comprised of a second barrier material, is disposed between said third hard mask layer and said low-k layer, whereas said second etchant has a low selectivity to said second barrier material, and said first etchant has a high selectivity to said second barrier material.

16. The method of claim 15 , wherein said alternatively etching includes etching partially through said second barrier layer with said second etchant.

17. The method of claim 16 , wherein said second etchant etches at least a portion of said second hard mask layer, said low-k layer, and said second barrier layer substantially simultaneously.

18. The method of claim 15 , wherein said second barrier layer is TEOS.

19. In a plasma processing system, a method etching a substrate, said substrate having a semi-conductor layer, a first barrier layer disposed above the semi-conductor layer, a low-k layer disposed above the first barrier layer, a second barrier layer disposed above the low-k layer, a third hard mask layer disposed above the second barrier layer, a second hard mask layer disposed above the third hard mask layer, and a first hard mask layer disposed above the second hard mask layer, comprising:

alternatively etching said substrate with a first etchant and a second etchant, wherein said first etchant has a low selectivity to a first hard mask material of said first hard mask layer, a third hard mask material of said a third hard mask layer, and a first barrier layer material of said first barrier layer, but a high selectivity to a second bard mask material of said second hard mask layer,

wherein said second etchant has a high selectivity to said first hard mask material of said first hard mask layer, said third hard mask material of said third hard mask layer, and said first barrier layer material of said first barrier layer, and said second etchant has a low selectivity to said second hard mask material of said second hard mask layer and said second barrier layer, and

wherein said alternatively etchinc includes etching partially through said low-k layer and said first barrier layer with said second etchant.

20. The method of claim 19 wherein said alternatively etching includes substantially removing said first hard mask material.

21. The method of claim 19 , wherein said alternatively etching includes etching partially through said second barrier layer with said second etchant.

22. The method of claim 19 , wherein said second etchant etches at least a portion of said second hard mask layer, said low-k layer, and said second barrier layer substantially simultaneously.

23. The method of claim 19 , wherein said first hard mask material, said second hard mask material, and said third hard mask material are lithographically patterned for a dual-damascene manufacturing method.

24. The method of claim 19 , wherein said first hard mask material is SiN.

25. The method of claim 19 , wherein said first hard mask material is SiC.

26. The method of claim 19 , wherein said second hard mask material is TEOS.

27. The method of claim 19 , wherein said third hard mask material is SiN.

28. The method of claim 19 , wherein said third hard mask material is SiC.

29. The method of claim 19 , wherein said first barrier layer is SiN.

30. The method of claim 19 , wherein said first barrier layer is SiC.

31. The method of claim 19 , wherein said second barrier layer is TEOS.

32. The method of claim 19 , wherein first etchant is CF 4 .

33. The method of claim 19 , wherein first etchant is CHF 3 .

34. The method of claim 19 , wherein second etchant is C 4 F 6 .

35. The method of claim 19 , wherein second etchant is C 4 F 8 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 19, 2004
From: KIM, JISOO; WORSHAM, BINET; YEN, BI-MING; LOEWENHARDT,PETER
To: LAM RESEARCH CORPORATION
Reel/Frame 015119/0886 →
Continuity (1)
Related Publication 20050205519A1 · Sep 22, 2005