IP Library › Granted Patent US 7,208,812
Granted Patent B2
US 7,208,812 · App. 10/721,080 · Granted Apr 24, 2007

Semiconductor device having STI without divot and its manufacture

Assignee: Fujitsu Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,208,812
App. No.
10/721,080
Granted
Apr 24, 2007
Kind
B2
Abstract

The method of manufacturing a semiconductor device has the steps of: etching a semiconductor substrate to form an isolation trench by using as a mask a pattern including a first silicon nitride film and having a window; depositing a second silicon nitride film covering an inner surface of the isolation trench; forming a first silicon oxide film burying the isolation trench; etching and removing the first silicon oxide film in an upper region of the isolation trench; etching and removing the exposed second silicon nitride film; chemical-mechanical-polishing the second silicon oxide film; and etching and removing the exposed first silicon nitride film.

Claims (28)

1. A semiconductor device comprising:

a semiconductor substrate;

an isolation trench formed under a surface of said semiconductor substrate;

a liner of a silicon nitride film covering a lower inner surface of said isolation trench, wherein said liner of a silicon nitride film is retracted below the surface of said semiconductor substrate;

a first silicon oxide film formed in a region surrounded by said liner of the silicon nitride film and burying a lower region of said isolation trench;

a second silicon oxide film formed on said first silicon oxide film and burying an upper region of said isolation trench; and

active regions defined by said isolation trench;

wherein said first silicon oxide film and said second silicon oxide film are in direct contact with said silicon nitride film.

2. The semiconductor device according to claim 1 , wherein said liner of the silicon nitride film is retracted below the surface of said semiconductor substrate by 80 nm to 150 nm.

3. The semiconductor device according to claim 1 , wherein said liner of the silicon nitride film has a thickness of 20 nm to 40 nm.

4. The semiconductor device according to claim 1 , wherein said second silicon oxide film extends over a corner and to an upper surface of said active region.

5. The semiconductor device according to claim 1 , wherein a width of said isolation trench is 100 nm or narrower.

6. A semiconductor device comprising:

a semiconductor substrate;

an isolation trench formed under a surface of said semiconductor substrate;

a liner of a silicon nitride film covering a lower inner surface of said isolation trench; wherein said liner of a silicon nitride film is retracted below the surface of said semiconductor substrate;

a first silicon oxide film formed in a region surrounded by said liner of the silicon nitride film and burying a lower region of said isolation trench;

a second silicon oxide film formed on said first silicon oxide film and burying an upper region of said isolation trench;

active regions defined by said isolation trench; and

wherein said liner of the silicon nitride film is retracted below the surface of said semiconductor substrate by 80 nm to 150 nm and exerts a tensile stress.

7. A semiconductor device comprising:

a semiconductor substrate;

a isolation trench formed under a surface of said semiconductor substrate;

a liner of a silicon nitride film covering a lower inner surface of said isolation trench; wherein said liner of a silicon nitride film is retracted below the surface of said semiconductor substrate;

a first silicon oxide film formed in a region surrounded by said liner of the silicon nitride film and burying a lower region of said isolation trench;

a second silicon oxide film formed on said first silicon oxide film and burying an upper region of said isolation trench;

active regions defined by said isolation trench; and

wherein said second silicon oxide film extends over a corner and to an upper surface of said active region.

Assignments (4)
CHANGE OF ADDRESS Recorded Dec 23, 2016
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 041188/0401 →
CHANGE OF NAME Recorded Jul 9, 2010
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 024651/0744 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2008
From: FUJITSU LIMITED
To: FUJITSU MICROELECTRONICS LIMITED
Reel/Frame 021976/0089 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 26, 2003
From: OHTA, HIROYUKI
To: FUJITSU LIMITED
Reel/Frame 014748/0325 →
Priority Claims (1)
JP 2002-376009 · Dec 26, 2002 · national
Continuity (1)
Related Publication 20040126990A1 · Jul 1, 2004