IP Library › Granted Patent US 7,222,026
Granted Patent B2
US 7,222,026 · App. 10/107,297 · Granted May 22, 2007

Equipment for and method of detecting faults in semiconductor integrated circuits

Assignee: Kabushiki Kaisha Toshiba
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,222,026
App. No.
10/107,297
Granted
May 22, 2007
Kind
B2
Abstract

An equipment for detecting faults in semiconductor integrated circuits includes a fault input unit to input fault information for the integrated circuits formed on a semiconductor wafer, a superimposing unit to superimpose the fault information with repeating units within the surface of the semiconductor wafer, and a first characteristic factor calculation unit to calculate a first characteristic factor showing a degree to which faults are repeated every repeating unit.

Claims (11)

1. An equipment for detecting faults in semiconductor integrated circuits comprising:

a fault input unit to input fault information for a plurality of divisional units on a surface of said semiconductor integrated circuits formed on a semiconductor wafer;

a superimposing unit providing superimposed fault information, including said fault information from said plurality of divisional units;

a first characteristic factor calculation unit to calculate a first characteristic factor showing a degree to which a fault of one of said plurality of divisional units is repeated within another of said plurality of divisional units from said superimposed fault information; and

a clustering factor calculation unit to calculate a second characteristic factor representing a degree of polarization in a fault distribution within said semiconductor surface;

wherein said first characteristic factor calculation unit determines whether said faults are detected with said second characteristic factor but not detected with said first characteristic factor.

2. The equipment of claim 1 , further comprising an abnormal region removal unit to delete abnormal fault information from said fault information before providing superimposed fault information.

3. The equipment of claim 1 , further comprising an abnormal region removal unit to determine abnormal fault information, when a total of said fault information of a first one of the plurality of divisional units is greater than the fault information of each of the plurality of divisional units surrounding the first one of the plurality of divisional units.

4. The equipment of claim 2 , wherein said abnormal region removal unit determines said abnormal fault information, when a total of said fault information of a first one of the plurality of divisional units is greater than the fault information of each of the plurality of divisional units surrounding the first one of the plurality of divisional units.

5. The equipment of claim 1 , wherein said first characteristic factor calculation unit determines from said superimposed fault information whether said fault is repeated by comparing said first characteristic factor with a predetermined threshold value.

6. The equipment of claim 1 , wherein the first characteristic factor shows a degree to which a plurality of faults of one of said plurality of divisional units are repeated within another of said plurality of divisional units from said superimposed fault information.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 28, 2002
From: MATSUSHITA, HIROSHI; MITSUTAKE, KUNIHIRO; USHIKU, YUKIHIRO
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 012736/0391 →
Priority Claims (2)
JP P2001-095479 · Mar 29, 2001 · national
JP P2001-278194 · Sep 13, 2001 · national
Continuity (1)
Related Publication 20030011376A1 · Jan 16, 2003