IP Library › Granted Patent US 7,361,567
Granted Patent B2
US 7,361,567 · App. 11/043,826 · Granted Apr 22, 2008

Non-volatile nanocrystal memory and method therefor

Assignee: Freescale Semiconductor, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,361,567
App. No.
11/043,826
Granted
Apr 22, 2008
Kind
B2
Abstract

A nanocrystal non-volatile memory (NVM) has a dielectric between the control gate and the nanocrystals that has a nitrogen content sufficient to reduce the locations in the dielectric where electrons can be trapped. This is achieved by grading the nitrogen concentration. The concentration of nitrogen is highest near the nanocrystals where the concentration of electron/hole traps tend to be the highest and is reduced toward the control gate where the concentration of electron/hole traps is lower. This has been found to have the beneficial effect of reducing the number of locations where charge can be trapped.

Claims (24)

1. A method for forming a semiconductor device comprising:

providing a semiconductor substrate;

forming a first insulating layer over a surface of the semiconductor substrate;

forming a layer of nanocrystals over a surface of the first insulating layer; and

forming a second insulating layer having a graded nitrogen content over the layer of nanocrystals.

2. The method of claim 1 , further comprising forming a third insulating layer over the second insulating layer, wherein the third insulating layer has a relatively lower nitrogen content than the second insulating layer.

3. The method of claim 2 , wherein forming the third insulating layer comprises forming the third insulating layer to have a nitrogen content that less than the lowest nitrogen content of the graded nitrogen content of the second insulating layer.

4. The method of claim 2 , further comprising annealing the semiconductor device in an ambient comprising oxygen at a temperature of 700 to 1100 degrees Celsius.

5. The method of claim 2 , wherein forming the third insulating layer further comprises uses plasma nitridation to modulate the nitrogen content of the third insulating layer.

6. The method of claim 5 , wherein using plasma nitridation comprises reducing a plasma energy of the plasma nitridation source over time to form the graded nitrogen content.

7. The method of claim 5 , wherein using plasma nitridation comprises reducing a flow of the nitrogen source over time to form the graded nitrogen content.

8. The method of claim 1 , wherein forming the second insulating layer comprising forming the second insulating layer using silicon-oxynitride.

9. The method of claim 1 , wherein forming the second insulating layer comprises forming the second insulating layer having a peak nitrogen content of about two atomic percent to about ten atomic percent.

10. The method of claim 1 , wherein forming the second insulating layer further comprises using plasma nitridation to modulate the nitrogen content of the second insulating layer.

11. The method of claim 10 , wherein using plasma nitridation comprises reducing a plasma energy of the plasma nitridation source over time to form the graded nitrogen content.

12. The method of claim 10 , wherein using plasma nitridation comprises reducing a flow of the nitrogen source over time to form the graded nitrogen content.

13. The method of claim 1 , wherein forming the second insulating layer further comprises using chemical vapor deposition by flowing gases comprising silicon, an oxidation source, and a nitrogen source.

14. The method of claim 13 , wherein forming the second insulating layer further comprises reducing a flow of the nitrogen source over time to form the graded nitrogen content.

15. The method of claim 1 , wherein forming the first insulating layer comprises forming the first insulating layer having a nitrogen content that decreases as distance from the semiconductor substrate increases.

16. The method of claim 1 , wherein forming the second insulating layer comprises having relatively more nitrogen at an interface with the layer of nanocrystals and relatively less nitrogen as distance from the layer of nanocrystals increases.

17. The method of claim 1 , wherein the nanocrystals of the layer of nanocrystals comprises at least one of silicon, germanium, or a metal.

18. The method of claim 1 , further comprising coating the nanocrystals with a material comprising nitrogen.

19. The method of claim 1 , wherein forming the first insulating layer comprises forming the first insulating layer from an oxide comprising at least one of silicon, hafnium, lanthanum, and aluminum.

20. The method of claim 1 , wherein forming the second insulating layer further comprises using plasma oxidation to improve the stoichiometry of the second insulating layer.

Assignments (20)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: NORTH STAR INNOVATIONS INC.
Reel/Frame 037694/0264 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0719 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0225 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Sep 24, 2008
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 021570/0449 →
SECURITY AGREEMENT Recorded Feb 2, 2007
From: FREESCALE SEMICONDUCTOR, INC.; FREESCALE ACQUISITION CORPORATION; FREESCALE ACQUISITION HOLDINGS CORP.; FREESCALE HOLDINGS (BERMUDA) III, LTD.
To: CITIBANK, N.A. AS COLLATERAL AGENT
Reel/Frame 018855/0129 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 26, 2005
From: RAO, RAJESH A.; MURALIDHAR, RAMACHANDRAN; WHITE, BRUCE E.
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 016224/0692 →
Continuity (1)
Related Publication 20060166452A1 · Jul 27, 2006