IP Library › Granted Patent US 7,376,848
Granted Patent B2
US 7,376,848 · App. 11/152,402 · Granted May 20, 2008

Battery powered device with dynamic power and performance management

Assignee: Broadcom Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,376,848
App. No.
11/152,402
Granted
May 20, 2008
Kind
B2
Abstract

A computing device operates over a range of voltages and frequencies and over a range of processor usage levels. The computing device includes at least a variable frequency generator, a variable voltage power supply and voltage supply level and clocking frequency management circuitry. The variable frequency generator is coupled to the processor and delivers a clock signal to the processor. The variable voltage power supply is coupled to the processor and delivers voltage to the processor. The voltage supply level and clocking frequency management circuitry adjust both the voltage provided by the variable voltage power supply and the frequency of the signal provided by the variable frequency generator. The computing device includes a temperature sensor that provides signals indicative of the temperature of the processor and the voltage supply level and clocking frequency management circuitry adjusts the voltage and/or the clocking frequency provided by the variable voltage power supply. The computing device may also include a fan controlled by the voltage supply level and clocking frequency management circuitry, the fan adjusting the temperature of the processor when activated. In cold weather applications, the computing device may further include a heater controlled by the voltage supply level and clocking frequency management circuitry that raises the temperature of the processor when activated.

Claims (31)

1. A computing device operable to perform a plurality of functions, at least two functions within the plurality of functions requiring different processing loads and consuming different amounts of energy, the computing device comprising:

a processor that is operable at a plurality of voltages and at a plurality of frequencies;

a variable frequency generator, communicatively coupled to the processor, that is operable to provide a clock signal;

a variable power supply, communicatively coupled to the processor, that is operable to provide a voltage; and

voltage supply level and clocking frequency management circuitry that is communicatively coupled to the variable frequency generator and to the variable power supply;

wherein the voltage supply level and clocking frequency management circuitry is operable to select a processor operating voltage from the plurality of voltages operable to be delivered to the processor;

wherein the voltage supply level and clocking frequency management circuitry is operable to select a clock signal from the plurality of frequencies operable to be delivered to the processor; and

wherein the voltage supply level and clocking frequency management circuitry is operable to prioritize the plurality of functions based on the criticality of each of the plurality of functions.

2. The computing device of claim 1 , further comprising a heater, communicatively coupled to the voltage supply level and clocking frequency management circuitry; and

wherein the voltage supply level and clocking frequency management circuitry is operable to adaptively select a heater operating voltage from the plurality of voltages to be delivered to the heater.

3. The computing device of claim 2 , wherein the voltage supply level and clocking frequency management circuitry further comprises an advanced power management module; and

the advanced power management module employs intelligent control to select the heater operating voltage.

4. The computing device of claim 1 , wherein the voltage supply level and clocking frequency management circuitry further comprises an advanced power management module; and

the advanced power management module employs intelligent control to select at least one of the processor operating voltage and the clock signal frequency.

5. The computing device of claim 4 , wherein the intelligent control comprises employing fuzzy logic techniques.

6. The computing device of claim 4 , wherein each of the voltage level within the plurality of voltages and the clock signal within the plurality of frequencies are selected independently by the advanced power module.

7. The computing device of claim 4 , wherein the advanced power management module considers a total power reduction of the computing device when employing intelligent control to select both the processor operating voltage and the clock signal frequency.

8. The computing device of claim 7 , wherein the total reduced energy consumption comprises a first power reduction and a second power reduction;

the first power reduction is achieved by operating the processor at the selected processor operating voltage; and

the second power reduction is achieved by operating the processor at the selected clock signal frequency.

9. The computing device of claim 7 , further comprising at least one of a plurality of computing device components, a plurality of modules, and a plurality of subsystems; and

wherein the voltage supply level and clocking frequency management circuitry further comprises an advanced power management module; and

the advanced power management module employs intelligent control to exercise a power saving cooperation among all of the elements of at least one of the plurality of computing device components, the plurality of modules, and the plurality of subsystems.

10. The computing device of claim 1 , further comprising a fan that is communicatively coupled to the variable voltage power supply; and

wherein the variable voltage power supply provides a fan operating voltage to the fan, the fan operating voltage corresponding to a rotation rate of the fan.

11. The computing device of claim 10 , wherein the fan is operable at the plurality of voltages that may be provided by the variable voltage power supply, thereby being operable over a plurality of rotation rates.

12. The computing device of claim 10 , wherein the voltage supply level and clocking frequency management circuitry further comprises an advanced power management module; and

the advanced power management module employs intelligent control to select the fan operating voltage that the variable voltage power supply provides to the fan.

13. The computing device of claim 12 , wherein the intelligent control comprises employing fuzzy logic techniques.

14. The computing device of claim 1 , the voltage supply level and clocking frequency management circuitry comprising an advanced power management module operative to consider a total power reduction of the computing device in selecting the clock signal and the processor operating voltage.

15. The computing device of claim 14 , wherein the total power reduction comprises at least one of a first power reduction and a second power reduction, wherein the first power reduction is achieved by operating the processor at the selected processor voltage, and the second power reduction is achieved by operating the processor at the selected clock signal.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE ERROR IN RECORDING THE MERGER PREVIOUSLY RECORDED AT REEL: 047357 FRAME: 0302. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 22, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048674/0834 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER PREVIOUSLY RECORDED ON REEL 047195 FRAME 0658. ASSIGNOR(S) HEREBY CONFIRMS THE THE EFFECTIVE DATE IS 09/05/2018. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047357/0302 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047195/0658 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
Continuity (3)
Continuation 0973540600 · Dec 12, 2000
Continuation 0888299000 · Jun 26, 1997
Related Publication 20050268133A1 · Dec 1, 2005