IP Library › Granted Patent US 7,602,011
Granted Patent B2
US 7,602,011 · App. 11/802,815 · Granted Oct 13, 2009

Semiconductor memory device having charge storage layer and method of manufacturing the same

Assignee: Fujitsu Microelectronics Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,602,011
App. No.
11/802,815
Granted
Oct 13, 2009
Kind
B2
Abstract

The semiconductor memory device according to the present invention includes a charge storage layer 26 formed over a semiconductor substrate 10 and including a plurality of particles 16 as charge storage bodies in insulating films 12, 24 , and a gate electrode 30 formed over the charge storage layer 26 , in which the particles 16 are formed of metal oxide or metal nitride.

Claims (24)

1. A semiconductor memory device comprising:

a charge storage layer formed over a semiconductor substrate, the charge storage layer comprising:

a first insulating film;

first particles as charge storage bodies, formed over the first insulating film;

a second insulating film formed over the first insulating film and the first particles;

second particles as charge storage bodies formed over the second insulating film; and

a third insulating film formed over the second insulating film and the second particles; and

a gate electrode formed over the charge storage layer,

wherein the first particles and the second particles include metal oxide or metal nitride.

2. The semiconductor memory device according to claim 1 , wherein

the first particles are distributed over the first insulating film in two dimensions and equidistant from the semiconductor substrate, and

the second particles are distributed over the second insulating film in two dimensions and equidistant from the semiconductor substrate.

3. The semiconductor memory device according to claim 1 , wherein

the first and the second particles have an average particle diameter of not more than 4 nm.

4. The semiconductor memory device according to claim 1 , wherein

the first and the second particles are formed in a surface density of not less than 1×10 12 pieces/cm 2 .

5. The semiconductor memory device according to claim 1 , wherein

the first and the second particles are insulative.

6. The semiconductor memory device according to claim 1 , wherein

the metal oxide or the metal nitride is a substance having a self-cohesiveness.

7. The semiconductor memory device according to claim 1 , wherein

the first and/or the second particles contain hafnium oxide as an ingredient.

8. The semiconductor memory device according to claim 1 , wherein

the metal oxide or the metal nitride is a material selected from the group consisting of: hafnium oxide, hafnium nitride, zirconium oxide, zirconium nitride, tantalum oxide, tantalum nitride, titanium oxide and titanium nitride.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2008
From: FUJITSU LIMITED
To: FUJITSU MICROELECTRONICS LIMITED
Reel/Frame 021976/0089 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2007
From: SUGIZAKI, TARO
To: FUJITSU LIMITED
Reel/Frame 019400/0475 →
Continuity (2)
Continuation PCTJP200401777600 · Nov 30, 2004
Related Publication 20070228454A1 · Oct 4, 2007