IP Library › Granted Patent US 7,648,891
Granted Patent B2
US 7,648,891 · App. 11/615,236 · Granted Jan 19, 2010

Semiconductor chip shape alteration

Assignee: International Business Machines Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,648,891
App. No.
11/615,236
Granted
Jan 19, 2010
Kind
B2
Abstract

The invention is directed to an improved semiconductor chip that reduces crack initiation and propagation into the active area of a semiconductor chip. A semiconductor wafer includes dicing channels that separate semiconductor chips and holes through a portion of a semiconductor chip, which are located at the intersection of the dicing channels. Once diced from the semiconductor wafer, semiconductor chips are created without ninety degree angle corners.

Claims (8)

1. A method for creating a semiconductor chip, comprising:

creating a hole in a semiconductor wafer comprising a plurality of rectilinear semiconductor chips separated by dicing channels, such that the hole is created at an intersection of the dicing channels and through a portion of an adjacent semiconductor chip eliminating a substantially ninety degree corner thereof; and,

dicing through the dicing channels at the intersection of the dicing channels.

2. A method as in claim 1 , the creating step comprising at least one of laser drilling, Bosch process deep drilling, photolithography followed by reactive ion etching, and ion milling.

3. A method as in claim 1 , the dicing step comprising at least one of mechanical saw blade dicing and laser dicing.

4. A method as in claim 1 , shape of the hole comprising one of a circle, diamond, octagon, and concave shape.

5. A method as in claim 1 , the dicing step resulting in a semiconductor chip with an absence of substantially ninety degree corners.

6. A method as in claim 1 , the dicing step resulting in a plurality of semiconductor chips with a reduced underfill to hard passivation contact area.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2015
From: GLOBALFOUNDRIES U.S. 2 LLC; GLOBALFOUNDRIES U.S. INC.
To: GLOBALFOUNDRIES INC.
Reel/Frame 036779/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2015
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: GLOBALFOUNDRIES U.S. 2 LLC
Reel/Frame 036550/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 9, 2007
From: FAROOQ, MUKTA G.; JUNG, DAE-YOUNG; MELVILLE, IAN D.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 018728/0070 →
Continuity (1)
Related Publication 20080150087A1 · Jun 26, 2008