IP Library Granted Patent US 7,732,343
Granted Patent B2
US 7,732,343 · App. 11/744,074 · Granted Jun 8, 2010

Simplified pitch doubling process flow

Assignee: Micron Technology, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,732,343
App. No.
11/744,074
Granted
Jun 8, 2010
Kind
B2
Abstract

A method for fabricating a semiconductor device comprises patterning a layer of photoresist material to form a plurality of mandrels. The method further comprises depositing an oxide material over the plurality of mandrels by an atomic layer deposition (ALD) process. The method further comprises anisotropically etching the oxide material from exposed horizontal surfaces. The method further comprises selectively etching photoresist material.

Claims (23)

1. A method for fabricating a semiconductor device, the method comprising:

patterning a layer of photoresist material to form a plurality of photoresist mandrels over a hard mask layer, the photoresist mandrels having a pitch of about 150 nm or less;

using an atomic layer deposition technique to blanket deposit an oxide material onto the plurality of mandrels;

depositing another layer of photoresist material on the blanket deposited oxide material;

patterning the other layer of photoresist material;

anisotropically etching the oxide material to form spacers on sidewalls of mandrels and to pattern oxide under the patterned other layer of photoresist material;

etching the photoresist material of the layer of photoresist material and the other layer of photoresist material selectively with respect to the oxide material, thereby forming a plurality of free-standing oxide spacers over the hard mask layer;

transferring a pattern defined by the spacers and the patterned oxide to the hard mask layer; and

transferring the pattern to a substrate underlying the hard mask layer.

2. The method of claim 1 , wherein the oxide material is deposited using a precursor selected from the group consisting of Si 2 Cl 6 , H 2 O and C 5 H 5 N.

3. The method of claim 1 , wherein:

the plurality of mandrels are formed in a device array region; and

the oxide material is also deposited over a device peripheral region.

4. The method of claim 1 , further comprising isotropically etching the plurality of mandrels to form a plurality of modified mandrels before depositing the oxide material.

5. The method of claim 4 , wherein isotropically etching the plurality of mandrels comprises using an oxygen-containing plasma selected from the group consisting of a SO 2 /O 2 /N 2 /Ar plasma, a Cl 2 /O 2 /He plasma, and a HBr/O 2 /N 2 plasma.

6. The method of claim 4 , wherein the modified mandrels have a width between about 35 nm and about 70 nm.

7. The method of claim 1 , wherein patterning the layer of photoresist comprises using nano-imprint lithography.

8. The method of claim 1 , wherein anisotropically etching the oxide material comprises using a HBr/Cl 2 -containing plasma.

9. The method of claim 1 , wherein the oxide material is deposited at a temperature less than about 100° C.

10. The method of claim 1 , wherein the oxide material is deposited at a temperature less than about 80° C.

11. The method of claim 1 , wherein the layer of photoresist material is patterned over a silicon oxynitride layer that is positioned over a carbon layer.

12. The method of claim 1 , wherein the plurality of mandrels have a height between about 50 nm and about 300 nm.

13. The method of claim 1 , wherein the layer of photoresist material comprises a material selected from the group consisting of argon fluoride photoresist, and krypton fluoride photoresist.

Assignments (8)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 3, 2007
From: NIROOMAND, ARDAVAN; ZHOU, BAOSUO; ALAPATI, RAMAKANTH
To: MICRON TECHNOLOGY, INC.
Reel/Frame 019249/0413 →
Continuity (2)
Continuation 1140060300 · Apr 7, 2006
Related Publication 20070238299A1 · Oct 11, 2007